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Abstract
The term smart grid indicates an electrical network that aims at solving the weaknesses
of conventional electrical grids by taking advantage of extensive use of information and
communication technologies in the production, transmission, distribution, and usage of
electricity. The main purpose is to attain the highest level of sustainability with respect to
the environment and flexibility in hosting the increasing number of consumers.
The various challenging issues, the potential market involved by related products and
services, and the expected benefit for the society linked to the development of the new
electricity grid paradigm have attracted a wide interest from academia, industry, and gov-
ernments in the last ten years.
Advanced technologies, such as advanced automation infrastructures and model pre-
dictive management approaches, are already used for the operation of transmission net-
works, where the recent advances are driven by the need of infrastructural changes. Low-
voltage distribution grids, instead, were devised to serve groups of residential or small
industrial consumers, that were traditionally seen as purely passive (i.e., no generation of
active power) and non-controllable loads, with limited monitoring and control functional-
ities. Therefore, low-voltage grids are now required to undergo a deep evolution to fulfill
the smart grid functionality.
The widespread integration of renewable resources in low-voltage grids, seen in recent
years, is the starting point of this evolution. While, on the one hand, this integration enables
consumers to satisfy their energy needs more economically and with a lower impact on
the environment, on the other hand, the high penetration of distributed generation in low-
voltage grids calls for specific provisions to ensure efficient operation regimes.
Specifically, some of the main issues that need to be addressed are: unwanted reac-
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tive power circulation, intermittent power injections from renewables, distortion of voltage
profiles along distribution lines, harmonic current circulation, unbalance in three-phase sys-
tems. In addition, further issues are expected to emerge in the future in case of adoption
of other particular loads/resources, such as the electric vehicles and local electrical storage
devices. A promising approach to tackle these issues is to cluster loads and distributed
energy resources to make them behaving like a single entity with a higher level of control-
lability, seen from the point of view of the main grid. These clusters, referred to as smart
microgrids, play as the basic tiles of the smart grid scenario.
The main goal of the work presented herein is to identify and analyze a scalable archi-
tecture for low-voltage microgrids together with a suitable control system for the distributed
energy resources that may be connected. The defined solution should improve low-voltage
grids performance in terms of i) capacity of hosting distributed generators, ii) continuity
of operation during faults affecting the mains, and iii) regulation of the power and power
quality at the interface with the main grid.
In the first part of this dissertation, a general overview of control aspects and issues in
low-voltage microgrids is provided, together with some preliminary theoretical considera-
tions. This first part prepares the ground to introduce the proposed microgrid architecture
and control approach. The central part of the work focuses on the proposed master/slave
microgrid architecture and control algorithm. In the considered architecture, distributed en-
ergy resources (DERs) are interfaced to the grid by means of conventional current-driven
power electronics interfaces and the microgrid is interfaced to the mains via a voltage-
driven utility interface converter. The control algorithm, the so called power-based control,
is then introduced and adopted to regulate the contribution to microgrid needs from the
different energy resources available. The control approach ensures an accurate active and
reactive power sharing among DERs that takes into account both local (i.e., DER level)
and global (i.e., microgrid level) constraints. The power-based control approach lies on the
conservative power theory, which offers a meaningful, robust, and computationally effi-
cient method to manage power quantities referring to different grid nodes. The advantages
of the presented solution can be summarized as follows:
• no need of tight synchronization of measurements or control actions among control
xx
agents;
• no need of plants models;
• no need of measures from passive nodes;
• no circulation currents among generators;
• light calculation and communication requirements;
• prompt regulation of the power flow at the microgrids point of coupling with the
mains;
• fair exploitation of distributed energy resources that may also take into account par-
ticular local constraints.
From the implementation point of view, the crucial aspects related to the control of
power electronics converters interfacing distributed energy resources to the grid, as well as
the microgrid to the mains, are addressed in detail. The purpose of this latter activity is to
identify the better performing controller to implement the current control loops of grid-tied
converters, with a particular focus on utility interface converters. To this end, a couple
of novel, high-performance, fully digital current controllers are introduced, analyzed, and
characterized; the excellent large-signal and small-signal dynamic behaviors that can be
obtained are shown by means of analytical, simulation, and experimental results.
The actual behavior of the proposed solutions is demonstrated on a laboratory-scale
microgrid prototype that has been specifically implemented. The development of the pro-
totype took advantage of rapid-control-prototyping techniques, while hardware-in-the-loop
real-time simulation supported the debugging of the control techniques and algorithms.
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Sommario
Con rete elettrica intelligente (smart grid) si intende una rete elettrica che mira a risolvere
le criticita` delle reti elettriche convenzionali sfruttando in modo trasversale le tecnologie
dell’informazione e della comunicazione nella produzione, trasmissione, distribuzione e
impiego dell’energia elettrica. L’obiettivo principale e` quello di raggiungere il piu` alto
livello di sostenibilita` dal punto di vista ambientale e flessibilita` nel servire il crescente
numero di consumatori.
Le interessanti problematiche, il potenziale mercato di prodotti e servizi e i benefici
per la societa` legati allo sviluppo del nuovo paradigma di rete elettrica hanno attirato negli
ultimi dieci anni l’interesse del mondo accademico, industriale e delle istituzioni gover-
native. Tecnologie all’avanguardia, come sono le infrastrutture di automazione avanzata e
approcci di gestione predittivi basati su modelli, sono gia` impiegati per il funzionamento
delle reti di trasmissione, nelle quali i recenti progressi sono principalmente guidati dalla
necessita` di cambiamenti infrastrutturali. Invece, le reti di distribuzione a bassa tensione
sono concepite per servire gruppi di piccoli consumatori industriali o residenziali, che,
tradizionalmente, si comportano come carichi puramente passivi e non controllabili, con
funzionalita` di monitoraggio e controllo limitato. Percio`, le reti a bassa tensione saranno
soggette ad una profonda evoluzione per soddisfare la funzionalita` delle smart grid.
La diffusa integrazione di fonti rinnovabili nelle reti di bassa tensione che ha avuto
luogo negli ultimi anni e` il punto di partenza di questa evoluzione. Mentre, da un lato,
l’integrazione di sorgenti rinnovabili permette ai consumatori di soddisfare il loro fab-
bisogno energetico piu` economicamente e con un minor impatto ambientale, d’altra parte,
l’ampia diffusione di generazione distribuita richiede provvedimenti specifici per garantire
regimi di funzionamento efficienti.
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In particolare, alcuni dei principali problemi che devono essere affrontati sono: la circo-
lazione di potenza reattiva, la generazione intermittente da parte delle risorse energetiche
rinnovabili, l’alterazione dei profili di tensione lungo le linee di distribuzione, la circo-
lazione di corrente armonica, lo squilibrio in sistemi trifase. Inoltre si prevede l’emergere
di ulteriori necessita` nel caso particolari tecnologie prendano piede in futuro, come, ad es-
empio, i veicoli elettrici e i dispositivi di immagazzinamento dell’energia. Un promettente
approccio per affrontare questi problemi e` quello di raggruppare carichi e risorse ener-
getiche affinche´ siano visti, nel loro insieme, dalla rete principale come una singola entita`
elettrica con funzionalita` di controllo estese. Questi raggruppamenti, denominati microreti
(microgrid), rappresentano i tasselli che comporranno lo scenario delle smart grid.
L’obiettivo principale del lavoro qui presentato e` quello di individuare e analizzare
un’architettura scalabile per microreti a bassa tensione che integri un sistema di controllo
adeguato a gestire le risorse energetiche connesse. La soluzione definita dovrebbe miglio-
rare le prestazioni delle reti a bassa tensione, in termini di i) capacita` di ospitare generazione
distribuita, ii) continuita` di funzionamento anche in caso di guasti che interessano la rete
principale e iii) qualita` e capacita` di regolazione del flusso di potenza all’interfaccia tra
microrete e rete principale.
Nella tesi, i primi capitoli forniscono una panoramica generale delle questioni rela-
tive al controllo delle microreti a bassa tensione, introducono il metodo di sviluppo adot-
tato e descrivono il contesto che ha dato origine al lavoro presentato nei capitoli centrali.
La parte centrale del lavoro riguarda una architettura di tipo master/slave per microreti.
Nell’architettura considerata, le risorse energetiche distribuite (DERs) sono interfacciate
alla microrete per mezzo di convenzionali convertitori di potenza elettronici e, a sua volta,
la microrete e` interfacciata alla rete principale tramite un convertitore pilotato in tensione.
L’algoritmo di controllo, il cosiddetto controllo basato sulle potenze (power-based con-
trol), viene descritto e adottato per regolare il contributo da parte delle diverse risorse ener-
getiche disponibili alle esigenze della microrete. L’approccio di controllo proposto garan-
tisce un’accurata suddivisione della potenza attiva e reattiva tra DERs, che tiene conto sia
di necessita` locali (i.e., a livello di DER) sia di vincoli globali (i.e., a livello di microrete).
L’approccio basato sulle potenze poggia sulla teoria conservativa delle potenze, che offre
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un metodo significativo, robusto e computazionalmente efficiente per elaborare quantita` di
potenza che si riferiscono a nodi differenti. I vantaggi della soluzione presentata possono
essere riassunti nei punti seguenti:
• nessuna necessita` di sincronizzazioni critiche nelle misure o nelle azioni di controllo
tra gli agenti;
• funzionamento indipendente dalla conoscenza del modello dell’impianto controllato;
• non sono richieste capacita` di misura o comunicazione da parte dei nodi passivi;
• assenza di correnti di circolazione tra i generatori;
• limitate esigenze computazionali e di comunicazione;
• accurata regolazione del flusso di potenza al punto di connessione con la rete princi-
pale;
• equa ridistribuzione del carico tra le risorse energetiche distribuite, con la possibilita`
di tener conto di vincoli locali.
Dal punto di vista implementativo, gli aspetti di maggior importanza relativi al controllo
dei convertitori di potenza elettronici che interfacciano le risorse energetiche distribuite alla
rete, e anche la microrete stessa alla rete principale, sono analizzati in dettaglio. Lo scopo di
quest’ultima attivita` e` di identificare i controllori maggiormente performanti come regola-
tori di corrente per convertitori connessi alla rete, con particolare attenzione ai convertitori
d’interfaccia al nodo di saldo della microrete. A tal fine, una coppia di controllori digitali
innovativi e ad alte prestazioni sono descritti, analizzati e caratterizzati; la bonta` dei com-
portamenti dinamici sia al grande che al piccolo segnale e` mostrata mediante valutazioni
analitiche, al simulatore, e sperimentali.
L’effettivo comportamento delle soluzioni proposte e` dimostrato utilizzando un pro-
totipo di microrete realizzato, a tale scopo, in laboratorio. Lo sviluppo del prototipo si e`
avvantaggiato di tecniche di rapid-control-prototyping, mentre tecniche di simulazione in
tempo reale hardware-in-the-loop hanno supportato la messa a punto degli algoritmi e delle
tecniche di controllo.
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Chapter 1
Introduction
An electrical power system is a technological system designed to generate and distribute
electrical power for the benefit of human activities. Traditionally, electrical power systems
are characterized by a hierarchical organization where few, large centralized generators
deliver power to the users. This model arose in the late nineteenth century owing to pioneers
such as Thomas Alva Edison, George Westinghouse, Nikola Tesla. Since then, electrical
power systems have steadily expanded and evolved, although maintaining a centralized
organization for both power generation and control.
The European power system became the largest technological system ever built, playing
a crucial role in supporting the energy needs of the modern society. Nowadays, due to
its importance, two critical issues are driving the choices for the future architectural and
infrastructural developments: the need of minimizing environmental impacts in terms of
greenhouse gas emissions and of supporting the future energy demand. Indeed, according
to [1], the electric power sector is the largest source of energy-related CO2 emissions and
the greatest focus (to date) of energy sector efforts to decarbonise. As well, to invest in an
efficient and an even more widespread use of electricity (process known as electrification)
is regarded as a key element to achieve global commitments to decarbonization. These
aspects are summarized by the International Energy Agency (iea) by using Fig. 1-1, which
displays higher energy needs by more than 40% and further increases of CO2 emissions by
2030.
The first provision taken at international level to tackle these issues has been to incre-
1
Figure 1-1: Growth in world electricity demand and related CO2 emissions since 1990 (left) and
related CO2 emissions by region (right) [1].
ment the share of energy production from renewables, which exploit resources not sub-
jected to depletion and do not produce unwanted emissions during operation. In particular,
solar and wind energy sources installed distributedly around the territory have seen a wide
adoption in Europe. Fig. 1-2 shows the totally installed capacity from photovoltaic sources
since 2000 [2]; notably, the shown steep increase in photovoltaic installations is charac-
terized by a significant contribution from plants connected to the low-voltage distribution
Figure 1-2: Evolution of European solar PV cumulative installed capacity [2].
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system (e.g., 98 % of total plant installations in Germany [3]). The practice of siting re-
sources close to the users—actually, at the users’ premises—is counterposed to the initially
mentioned traditional centralized structure of electrical power systems. This trend is now a
fact concerning photovoltaic sources and it is expected to encompass, in the next decades,
energy resources in general (i.e., for both source and storage devices).
Actually, a broader range of changes are foreseen to honor countries’ pledges to reduce
greenhouse emissions and sustaining the development of society. In [1], these changes are
represented by means of the illustrations in Fig. 1-3, where Fig. 1-3(a) shows the situation
in 2014, whereas Fig. 1-3(b) shows the foreseen situation in 2030. A plethora of advanced
technologies, including distributed renewable sources, distributed storage, advanced au-
tomation technologies, are expected to be integrated-in or interact-with the electrical sys-
tem. Power electronics is the enabling technology of the highlighted evolution [4, 5]. It
has been demonstrated that its adoption in this sector brings numerous valuable features,
such as, controllability, natural connection with other information and communication tech-
nologies, high efficiency, small size, relatively cheap solutions, ease of coupling different
physics domains.
Generally, high technology readiness levels may be claimed for the individual technolo-
gies of Fig: 1-3(b) (see, for example, the TOSA project [6] for what concerns transporta-
tion), although, many open issues about how to efficiently combine, control, and coordi-
nate resources are present. Prospective solutions should provide effective and harmonious
means to tackle peculiar limitations of current low-voltage grids in view of the foreseen
evolution; in particular, considering the aspects that follow.
• Hosting capacity, that is, the maximum penetration of distributed energy resources
(DERs) for which the power system operates satisfactorily, should be maximized to
allow the wider collection of power from renewables.
• Full exploitation of resources, which is essential to maximize the return from the
investment. This implies to involve, rationally, all distributed resources to cooperate
for the benefit of the whole grid.
• Efficient operation, which is not limited at only minimizing the power loss during
3
(a) Situation in 2014
(b) Situation in 2030
Figure 1-3: Evolution of the electric power system [1].
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operation, but also means to take into account the impact that specific control actions
have on components’ reliability and lifetime.
• Power quality, to increase the efficiency of distribution networks by reducing the
circulation of unwanted reactive, harmonic, and unbalance currents and, simultane-
ously, improve the quality of the voltage provided to the consumers.
• Reliability, that is, to keep on normal operation for grid subsections in case of fault
of the main grid. This, in particular, would allow to ensure energy supply to critical
loads in the wake of disasters, so that to support recovery and rebuilding efforts.
A promising approach to tackle these issues is to cluster DERs and loads to make them
behaving like a single entity with a higher level of controllability, seen from the point of
view of the main grid. In this way, control functions can be demanded to these clusters,
which can more easily perform, locally, the most appropriate control actions. Such clusters
are referred to as smart microgrids and represent a bottom-up approach to the development
of the next generation electric power system.
1.1 Investigated Aspects and Contribution
Within the scenario outlined above, this dissertation investigates some critical aspects re-
lated to the control of electronic power converters in low-voltage microgrids. The chal-
lenges on which the dissertation is focused on and the proposed solutions are summarized
in the following subsections.
1.1.1 Microgrid Architecture
Challenge. Microgrids are requested to be able to integrate all the heterogeneous energy
resources that may be deployed to manage electricity more efficiently and with a reduced
impact on the environment. Besides, microgrids should extend the operating ranges of
traditional low-voltage grids, so as to increase the reliability in serving loads, in particular
when faults affect the mains [7]. From this point of view, the possibility for the microgrid
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of operating connected-to as well as islanded-from the mains, with seamless transitions
between the two operating modes, is an extremely valuable feature for such kind of power
systems.
Contribution. Proposal of a master/slave architecture to coordinate DERs in smart mi-
crogrids. The architecture is composed of two main elements: a voltage-driven utility
interface converter and distributed energy gateways. The utility interface interfaces the mi-
crogrid with the mains, supervises the voltage at the point of connection of the microgrid,
and embeds a centralized microgrid controller playing the role of master control unit for
distributed resources; the energy gateways interface DERs to the microgrid, and embed
local control units playing the role of slave units. Global control needs are managed cen-
trally by the master controller, whereas local control needs are managed in a decentralized
manner by the slave units. A control algorithm making use of conservative power terms
is employed to ensure synergy among the two (i.e., local and global) control levels. The
proposed architecture shows the advantages of enabling a low-voltage grid section to oper-
ate both grid connected and islanded, decoupling local and global control objectives, and
posing small communication requirements.
1.1.2 Current Controllers for Grid-Tied Converters
Challenge. According to grid connection standards, the currents generated by grid-tied
converters should follow given references with high accuracy, without being affected by
voltage disturbances and, possibly, uncertainties in the grid model. In addition, in appli-
cations concerning voltage-driven inverters, typically referred to, for example, in droop-
controlled power electronics systems, prompt current controllers can improve the dynamic
response in sustaining fast load transients and compensating harmonic currents and, in ad-
dition, protect the converter from dangerous overload conditions.
Contribution. Proposal of a couple of high performance current controllers for grid-tied
converters. Both the current controllers exploit oversampling to enhance control capabil-
ity in terms of small- and large- signal responses. The first controller is a fully digital,
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non-linear, wide bandwidth current controller that mimics an analog hysteresis current
controller, but does not employ analog comparators, digital to analog converters, or any
other analog signal pre- or post- processing circuitry. Indeed, it fully virtualizes the hys-
teresis controllers operation and drives the power converter at almost constant switching
frequency. It offers the same excellent dynamic performance of the analog hysteresis con-
troller and, at the same time, solves most of the related problems. The second controller
is a digital dead-beat current controller. The controller updates, with negligible compu-
tation delay, the duty-cycle twice in a switching period, so that the error in tracking the
reference current is nulled in half a modulation period, maximizing the controllers small-
signal bandwidth. The devised controller includes a transient detection circuit to enhance
the large-signal response. Thanks to the high performance shown by both the proposed so-
lutions, these controllers can be employed directly as current controllers for current-driven
converters or as inner current controllers for voltage-driven converters to achieve superior
quality in generating currents or voltages.
1.1.3 Control Algorithm for DERs Interfacing Converters
Challenge. During grid connected operation, a deterministic power exchange with con-
sumers is highly desirable from the point of view of utilities, which can exploit this knowl-
edge to plan optimized modes of operation. Smart microgrids can exert this feature by
making use of their available energy resources (e.g., controllable generators, storage). In
particular, distributed resources, potentially, can be coordinated according to their state to
attain a particular power profile previously negotiated with the DSO; this flexibility pro-
vided by the microgrid by means of a proper control system may be rewarded by the DSO.
Further, the possibility of regulating the power exchange at microgrid PCC by adopting ar-
chitectures analogous to the one in Sec. 1.1.1 is a critical aspect during islanded operation,
in particular, to control the energy status of the voltage-driven converter connected at the
PCC.
Contribution. Proposal of a master/slave control algorithm to regulate the power ex-
change at microgrid’s PCC by properly driving DERs according to their power ratings and
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power availability. The power availability is measured by means of a set of power quanti-
ties that are modulated individually by each DER according to their status and local needs.
Power needs within the microgrid are estimated without involving any communication with
passive nodes (i.e., loads), but only making use of the information provided by distributed
resources and the measured power absorption at the PCC. On the basis of that principle,
the control algorithm is devised to exploit the available resources in a fair way in both
grid connected and islanded operation, with a regulation capability that suitably fulfills the
requirements in the two modes of operation.
1.1.4 Control of Voltage Profiles
Challenge. As the adoption of renewables increases, specific technical challenges linked
to hosting capacity limitations of low-voltage networks become more intense; the alteration
of voltage profiles along distribution lines is a relevant issue from this standpoint. Beyond
the obvious solution of upgrading the distribution infrastructure (grid reinforcement), con-
trol techniques based on on-load tap changers (OLTC), reactive power control, and active
power curtailment have been investigated in the literature to tackle this issue. Techniques
based on OLTCs can effectively adjust the voltage at the point of connection of the feeder,
according to specific requirements on voltage profiles, but are penalized by wearing of
components and limited flexibility in regulating the voltages along the grid, especially for
those nodes that are far from the OLTC. Appealing solutions may be found by exploiting
the available apparent power capacity of the electronic power processors interfacing DERs
to the grid. Unlike in medium-voltage or high-voltage networks, voltage magnitudes in
low-voltage networks are mainly affected by active power flows, due to the typically high
R/X ratios, making provisions based on reactive power control less effective.
Contribution. Proposal of a dynamic overvoltage control technique for low-voltage mi-
crogrids integrated within the master/slave framework mentioned above (see Sec. 1.1.1 and
Sec. 1.1.3). During normal operating conditions, a centralized controller shares the mi-
crogrid power needs among DERs in proportion to their local power availability, whereas,
during overvoltage operating conditions, DERs are locally controlled so as to limit their
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active power injection and maintain node voltages within nominal ranges. When integrated
to Sec. 1.1.3, the control of the power flow (taking place centrally, at microgrid PCC) and
the local overvoltage control (performed distributedly, at each DER) cooperate so that both
the power flow at microgrid PCC and the voltage magnitudes at the point of connection of
DERs can be simultaneously regulated. This technique unavoidably causes a certain reduc-
tion in the total power injection. However, this drawback can be eliminated by integrating
storage devices at specific critical nodes. The approach shows advantages in its simplicity,
flexibility to accommodate local operational constraints, and limited needs in terms of com-
putation and communication resources. It is more efficient than reducing DER installations,
controlling OLTC, or commanding cut-offs of the PV systems during peak production.
1.2 Dissertation Outline
The dissertation consists of nine chapters (see Fig. 1-4). The current chapter, Ch. 1, intro-
duces the considered research topic, highlighting the main aspects on which the research
activity reported herein is focused. The next two chapters, Ch. 2 and Ch. 3, together, rep-
resent the basis on which the central part of the dissertation develops; Ch. 2 provides a
more in-depth overview of some of the most important issues in microgrid control, from
the perspective of power electronics, while Ch. 3 describes the methodology applied to de-
velop and experimentally validate each proposed solution of the following chapters. Ch. 4
retraces the studies that brought to the development of the techniques discussed in the cen-
tral chapters of the dissertation; this chapter reports the main general results and discusses
the advantages and drawbacks of possible control actions suggested by theoretical consid-
erations. Eventually, it is shown how the conservative power theory [8] can be applied to
attain a general technique to coordinate the operation of geographically distributed power
sources. Ch. 5 to Ch. 7 describe the proposed solutions to the control of electronic power
converters interfacing renewable sources for low-voltage microgrids. In particular, Ch. 5
describes the master/slave architecture proposed for resource integration and coordination.
The elements composing the introduced architecture may take full advantage of the current
controllers considered in Ch. 6. In this chapter, a couple of innovative, high performance,
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fully digital current controllers for grid-tied converters are described, whose operation prin-
ciple can, actually, be applied to DC-AC and DC-DC voltage source converters. Next, Ch. 7
presents a model-free control algorithm, called power-based control, suitable to be applied
to the architecture described in Ch. 5. It is shown how, with a master/slave architecture in-
tegrating the power-based control, DERs can take part to microgrid control in an effective
manner, so that the microgrid can be seen, from the utility, as an aggregated prosumer with
extended power capacity and wide control functions while not neglecting local optimiza-
tion needs. The proposed architecture and control system are validated experimentally in
Ch. 8, which also describes the experimental setup employed for testing activities. Finally,
Ch. 9 reports the conclusions drawn from the research work.
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Figure 1-4: Structure of the dissertation.
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Chapter 2
Control in Smart Microgrids:
State-of-the-Art
Microgrids are distributed, interconnected, interdependent, heterogeneous systems of sys-
tems that need to operate effectively and efficiently. The particular objectives of the inter-
acting agents give rise to a number of control needs and control issues [9]. These can be
summarized with the following principal themes:
• stable regulation of DC link voltage, output current, output voltage of distributed
energy resources [10–14, 14–20];
• harmonic damping and local/distributed harmonic compensation [21, 21–32];
• robust DERs synchronization with grid voltage [33, 34];
• reliable detection and management of islanding operation [35, 36];
• exploitation of energy storage systems [37–41];
• power balancing and proper load sharing among distributed generators [38, 42–48];
• local/distributed compensation of reactive power [28, 49–53];
• support of voltage profiles along feeders [44, 50, 54, 55];
• management of distribution network congestions [56, 57];
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• adaptation to varying operating conditions (islanding/grid-connected operation) [58–
63];
• load current balancing among phases [31, 43];
• reliable microgrid synchronization with the main grid voltage [64–66];
• regulation and scheduling of the power exchange at microgrid’s PCC.
Specific control hierarchies are usually referred to in the literature to cope with the
complexity of the control scenario. For what concerns the widely known droop-based
microgrids [67], their principle of operation is inspired by the behaviour of traditional elec-
tricity systems [68], for which the natural droop of the magnitude and frequency of the
voltage produced by electric generators, varying according to generation/absorption con-
ditions, allows a stable operation of multiple parallel-connected converters. According to
this principle, higher level control algorithms making use of a communication infrastruc-
ture are needed to restore grid voltage parameters as soon as generation or consumption
varies. Taking into account the need of i) coordinating load power sharing, ii) restoring the
magnitude and frequency of voltages, and iii) managing the interactions with the main grid,
the literature typically refers to the control hierarchy of Table 2.1 [69–72]. The zero-level
control concerns the innermost control loops of grid-tied power devices, namely, the output
current and voltage control loops (e.g., [10]). The primary control concerns the regulation
of the electrical quantity (i.e., current or voltage, like in [73] or in [63], respectively) gen-
erated by the grid-tied power devices in terms of magnitude and phase/frequency; also,
it concerns in sustaining the local grid voltage and obtaining a favorable power contribu-
tion of generators to microgrid’s needs (e.g., [74]). The secondary control is responsible of
restoring grid voltage parameters (e.g., [75]) and resynchronizing the microgrid to the main
grid in view of transitions to the grid-connected operation (e.g., [65]). Finally, the tertiary
control, supervises the power flow with the main grid.
This description stems from the characteristic challenges of droop-based approaches,
such that, to easily summarize the peculiarities of the three uppermost control levels, some
authors associate the primary control to droop control, the secondary control to frequency
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and voltage restoration and resynchronization, and the tertiary control to power import and
export at the connection with the mains [9]. This organization makes it difficult to describe
management schemes (e.g., see [76,77]) that may not directly reflect the hierarchy adopted
for droop-based microgrids. Therefore, a slightly different hierarchy is considered herein
to ease the description of generic microgrid architectures. The proposed hierarchization
of control functions is done, instead of considering particular control needs (e.g., power
sharing, voltage restoration, interaction with the mains), looking at the scope of control
functions. So doing, herein, the zero-level control concerns the control of voltage and cur-
rents inside electronic power converters; the primary control is relevant to the behaviour of
individual converters connected to a microgrid; the secondary control concerns the coordi-
nation of the set of resources that form the microgrid; finally, the tertiary control concerns
the interaction among the microgrid and the main grid.
The next section defines the adopted hierarchy. The main solutions presented in the
literature on microgrid control are overviewed in the remaining sections.
2.1 Control Hierarchy
The control hierarchy considered herein is composed of the four control layers that are
described in the following.
• Zero-level control: comprises all the elemental control functions that electronic pow-
er converters (EPPs) managing power exchange with local resources (e.g., renewable
source, energy storage device) have to perform [78, 79]. Essentially, there are two
main control functions: current control and voltage control.
• Primary control: comprises control functions that can be exploited by employing
only local information. The definition includes every control function that can be
done locally, without inputs from the rest of the microgrid. Besides the functional-
ities that are necessary for microgrid operation, the primary control layer includes:
compensation of reactive power and currents generated by local loads, management
of local energy storage, support of local voltage if limits are exceeded, emergency
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Table 2.1: Typical control hierarchy for microgrids [71, 80]
Control Layer Functionalities
Zero-level – Control of output currents and voltages
Primary
– Current and voltage stability provision
– Frequency stability preserving
– Plug-and-play capability of DERs
– Circulating current avoidance among DGs
– Damping of electrical behaviors
Secondary
– Compensating voltage deviations caused by primary control
functionalities
– Compensating frequency deviations caused by primary con-
trol functionalities
– Ensuring that electrical levels (specifically, frequency and
magnitude of microgrid voltage) into the microgrid are
within nominal ranges
– Providing synchronization with the mains for seamless tran-
sitions among the grid-connected and islanded operation
Tertiary
– Optimal operation in both the grid-connected and islanded
modes of operation
– Power flow control in grid-tied mode
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Table 2.2: Proposed control hierarchy for low-voltage microgrids [81]
Control Layer Functionalities
Zero-level
– Control of output currents and voltages
– Resonance damping
Primary
– Management of local energy sources (e.g., smoothing of
power profiles, control of ES device)
– Reactive and harmonic compensation of local loads
– Local voltage stabilization (e.g., overvoltage provisions)
– Current and voltage stability provision
– Damping of long-term electrical behaviors
Secondary
– Load power sharing
– Exploitation of DERs for microgrid needs
– Achieve general optimization objectives (e.g., minimization
of losses, restore the magnitude and frequency of microgrid
voltage)
– Ensuring that electrical levels (specifically, frequency and
magnitude of grid voltage) of the microgrid are within nom-
inal ranges
– Adaptation to particular operating conditions (e.g., grid-
connected/islanded operation)
Tertiary
– Power flow scheduling between microgrid and main grid
– Power flow control in grid-tied mode (including unbalance,
reactive, and harmonic compensation)
– Fault and islanding detection and management at microgrid
level
– Microgrid synchronization with the main grid
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supply to local loads in case of microgrid failure.
• Secondary control: comprises control functions that require additional information
than those belonging to the primary control layer (e.g., measures from neighboring
units). It includes every control function that may require a coordination among
agents and that may be implemented to improve the global operation of the micro-
grid. Examples are: stabilization of voltage profiles, reduction of distribution and
conversion losses, effective load power sharing among EPPs, prevention of potential
instabilities caused by saturation of EPPs’ power limits or of storage devices.
• Tertiary control: comprises control functions involving a direct interaction of the
microgrid with the main grid (e.g., the distribution system operator). Tertiary control
is then committed to manage the interaction between microgrid and utility in grid-
connected mode, ensure effective control of the power flow at the utility terminals and
provide smooth transitions from grid-connected to islanded mode and vice-versa.
The control functions organized according to the hierarchy referred to in [71, 80] and
the hierarchy considered herein are reported in Table 2.1 and Table 2.2, respectively. In the
following the control techniques of the various control layers are classified and reviewed.
2.2 Zero-level Control
Electronic power converters (EPPs) interfacing DERs to the grid are commonly controlled
as current sources. Current controlled EPPs (CC-EPPs) present the main advantage of hav-
ing a minimal impact on the impedance seen at the point of connection, which is beneficial
to preserve the stability of the hosting electrical system. In addition, CC-EPPs present fast
dynamic response and robustness against perturbations and parameter variations. The main
disadvantages lie on the fact that the generated quantity by CC-EPP (i.e., output current)
depends on a locally generated reference, which has to be properly shaped in order to fulfill
network needs. Voltage controlled EPPs (VC-EPPs) are often considered in the literature,
especially when droop-based networks are concerned. The advantages of controlling EPPs
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as voltage sources owe to the fact that, if properly synchronized, parallel connected VC-
EPPs may naturally guarantee a controlled voltage at the point of connection, regardless
of the presence of a stiff voltage source within the hosting electrical system. This implies
an inherent capability of operating islanded from the main grid and an automatic ability to
contribute to the needs of current within the electrical system. On the other hand, specific
provisions are required to regulate, or, in case of multiple VC-EPPs, coordinate, the pro-
vided current contributions; indeed, the main issues of adopting VC-EPPs in microgrids
stem from the intrinsic criticalities in operating voltage sources connected in parallel via
small interconnection impedances (this falls in the scope of primary control).
The operation of grid-tied EPPs in microgrid applications presents various technical
challenges. EPPs connected to microgrids are expected to operate reliably and contribute
in improving the quality of electrical supply in an environment characterized by:
• transitory phenomena, occurring during transitions in operating modes (e.g., transi-
tions to and from the islanded operation);
• intermittencies, introduced by abruptly varying inputs (e.g., discontinuous generation
from renewables, connection of loads);
• widely varying system parameters, caused by the natural variability of the system
structure (e.g., islanded operation versus grid-connected operation, connection of
new resources);
• parameter uncertainty, due to the complexity and adaptability of the system;
• disturbances, caused by distorted voltage waveforms and circulating currents.
These issues are tackled in the literature in two ways, by devising new high perfor-
mance control techniques and by devising optimum design methods. The most significant
techniques and methods from the point of view of the following chapters are now described.
2.2.1 Linear Control
Linear controllers, specifically, the proportional integrative derivative (PID) and the pro-
portional integrative (PI) compensators, have been the most popular controllers for many
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years. By adopting the basic PI or PID implementations satisfactory performances and
robustness to parameter variations can be obtained, on the other hand, they easily suffer
of non-negligible steady-state errors. Solutions based on the internal model principle are
commonly employed to reduce steady-state errors in AC applications. The internal model
principle states that the tracking errors reduce asymptotically to zero if a model of the
exogenous inputs is included in the control loop [82].1 Accordingly, resonant or multiple-
resonant and repetitive blocks are included in the regulator to minimize steady-state errors
[9, 28, 33, 83–89].
Equation (2.1) represents a proportional-resonant (PR) regulator:
GPR(s) = kp +
kis
s2 + ωcs+ ω20
, (2.1)
where kp is the proportional gain, ki the resonant gain term, ωc is the resonant bandwidth,
and ω0 the resonant frequency [9,28,33]. Analogously, the multiple resonant version of the
filter is:
GPMR(s) = kp +
∑
h=1, 3, ...
ki,hs
s2 + ωc,hs+ ω20,h
. (2.2)
For what concerns resonant filters, that is, those filters including a virtually infinite number
of resonances, different implementation techniques are discussed in the literature [84, 85,
88, 89]. Recently, the resonant filter reported in Fig 2-1 has been successfully employed to
enhance steady-state performances of H∞ controllers [82, 84, 86, 90, 91]. It can be derived
considering a unity gain amplifier with a positive feedback block constituted of a delay
(i.e., e−sTr):
GR(s) =
1
1− e−sTr . (2.3)
The filter GR presents a series of poles with resonant frequencies wk = kωr = k/Tr, k ∈
N. With the purpose of not altering the frequency band concerning the stability of the final
system, a low pass filter [i.e., 1/ (1 + sτp)] is introduced. Besides the beneficial damping
effect given at high frequency, the low pass filter slightly affects the value of the resonant
1For example, if a 1/s block is suitably included in the control loop of a system, then it shows zero
asymptotic tracking error to a constant input signal; if 1/s2 is included, zero asymptotic error is achieved for
ramp signals.
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Figure 2-1: Repetitive controller described in [84].
0
50
100
M
ag
ni
tu
de
 
(dB
)
101 102 103 104
−90
−45
0
45
90
Ph
as
e 
(de
g)
Frequency (rad/s)
Figure 2-2: Resonant, multiple resonant, and repetitive.
frequencies. The correction term −τp of Fig. 2-1 is added to the time delay Td to compen-
sate this effect [84].
Even though effectively reducing to zero unwanted steady-state errors, these approaches
are affected by some drawbacks correlated to the learning time of the internal models. No-
tably, resonant internal models present response dynamics lasting at least one cycle of the
target frequency, which, consequently, cannot improve transient performances; instead,
they can trigger unwanted oscillations in case of temporary perturbations. In addition, the
effectiveness of the technique clearly depends on an adequate tuning of filter parameters
(namely, the frequency of resonances), which may further increase the complexity of the fi-
nal behavior and implementation. For these reasons in the following (specifically, in Ch. 6)
the interest is focused on intrinsically fast controllers, especially for the inner control loops
of EPPs.
Design Methods. Design methods from the optimal and robust control theory have been
investigated for grid-tied converters. When the controlled plant is described by a set of
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linear differential equations and performance is measured by a quadratic cost function, the
design of a linear-quadratic regulator (LQR) provides the optimum control law. In this way
a multivariable proportional regulator that considers all system variables can be obtained.
Steady-state errors can be cancelled by adding the integrals of state variables in the model
of the system. This approach is adopted in [92] to simultaneously regulate dc-link volt-
age, power factor, and dc-link neutral-point voltage balance of a three-level neutral-point-
clamped voltage source inverter (VSI). If measured variables are highly affected by noise or
some states of an observable system cannot be conveniently measured, then a Kalman filter
can be combined with the LQR, obtaining in this way a linear-quadratic-gaussian (LQG)
controller [93]. This approach is applied in [15] to design the controller of a grid-tied VSI
with LCL output filter, under the assumptions of measurements highly affected by noise
and small uncertainties in the plant description. Another approach employed to synthesize
optimum controllers is the H∞ method, which allows to find a stabilizing regulator featur-
ing a defined degree of robustness against disturbances. The design process gives an opti-
mum regulator, which is typically simplified in the PI or PID structure for implementation
convenience. The advantages of the H∞ method are often obtained by sacrificing speed of
response and tracking accuracy. A method to overcome the issue on tracking accuracy is
by adopting the internal model principle, as done, for example, in [84]. The application of
H∞ control to power converters for renewable energy and smart grid integration has been
widely investigated by Zhong et al., the results of the research are described in [82].
2.2.2 Predictive Control
The predictive control is generally a non-linear control approach that exploits the infor-
mation available about the controlled plant to predict the values control variables have to
assume to track, as best as possible, the given input references. In practice, the model of
the controlled system is used to select, on the basis of a specific optimization criterion, the
most suitable control action to achieve optimum reference tracking in the given operating
condition.
Actually, predictive control comprises a family of different approaches [94]: dead-beat,
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Figure 2-3: Predictive control of a three-phase active filter adapted from [101].
hysteresis-based predictive control, trajectory-based predictive control, model predictive
control. Among these, the dead-beat technique [20,95–97] has been successfully employed
in the control of active filters and drives for nearly four decades, while the model predictive
control technique [98–101] is recently attracting significant interest thanks to its effective-
ness and the availability of low cost, reliable, high performance computing platforms that
allow its use to a broader range of applications, including the field of industrial and con-
sumer power electronics [102]. A representative application example of the model predic-
tive control to an active power filter for renewable power generation systems is presented
in [101]. The general idea is represented in Fig. 2-3: for each state of the four-leg inverter,
the predictive model block estimates the output current value (ik+1OUT ) at the next sampling
period, then the cost function optimization block chooses the state of the four-leg inverter
that produces the minimum distance between the reference current i∗OUT and the estimated
current ik+1OUT with respect to a particular cost function (g
k+1).
For what concerns the dead-beat control, the control target is to make zero the con-
trol error in a predefined number of control steps. This is done by computing the needed
control actions on the basis of the state and the model of the plant [103]. Model predic-
tive controllers [98] differs from dead-beat controllers for having the more generic target of
minimizing a cost function over a finite prediction horizon. The controller predicts the plant
states that would be assumed with the application of a set of possible input values. The pre-
diction is done using a model of the controlled plant initialized with the latest measured, or
estimated, state variable values. Finally, a constrained minimization method computes the
optimum sequence of input values, of which only the first element is eventually actuated.
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The definition of proper cost functions is a critical aspect for which there is still a lack of
accepted methodology [104].
The family of predictive controllers are characterized by good regulation performances,
the capability of easily handling non-linearities of the controlled system, and the possibility
of taking into account multiple control objectives. On the other hand, accurate modeling
of the plant and knowledge of system parameters are necessary, especially for dead-beat
controllers. To this purpose on-line parameter estimation techniques [105, 106] (i.e., self-
tuning) may be included in the implementation, which, though, increase controller com-
plexity.
2.2.3 Hysteresis Control
Hysteresis control is a non-linear control approach whose operation principle is to maintain
the difference (x) of the controlled variable with its reference within a defined range of
values [β−, β+], called the hysteresis band, by driving the system with control signals
making the controlled variable to increase as soon as x ≤ β− and to decrease as soon as
x ≥ β+. Fig. 2-4 represents the principle of operation of hysteresis controllers, Fig. 2-5
defines the relevant control quantities.
Hysteresis control is characterized by a couple of very valuable features, namely, the
unconditional stability and the capability of achieving the maximum—hardware allowed—
speed of response in the presence of large-signal perturbations of converter’s operating
conditions. In the control of VSIs, these features come with the drawback of a switching
frequency that is dependent on input and output voltages and on variations of reference
signals. This leads to various negative effects, such as poor filter performance, possible ex-
citation of resonances, and audible noise. Extensive research aiming at achieving constant
switching frequency is reported in the literature. The first fundamental contributions to this
topic were given by Malesani, Tenti et al. [107–109] and by Holmes, Yao et al. [110,111].
Besides a continuous activity on improving the frequency stability of hysteresis con-
trollers, a significant research effort has been recently dedicated to the transition to fully
digital implementations, not requiring, for example, analog comparators nor digital-to-
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Figure 2-4: Scheme of a hysteresis controller.
Figure 2-5: Variables of the hysteresis controller.
analog converters, but only an analog-to-digital converter [112, 113]. The advantages
brought by fully digital implementations include the elimination of all typical analog cir-
cuit undesired effects (e.g., thermal drifts, offsets, noise sensitivity) and a considerable
simplification of the circuit design and tuning.
2.3 Primary Control
Primary control provides the inputs to the zero-level control on the basis of the internal state
of the EPP and the measured or estimated state of the microgrid. The primary control de-
termines how DERs tend to contribute to microgrid operation in terms of delivered power,
response to non-ideal grid conditions, response to anomalous grid conditions. These as-
pects are considered in this section. The possible behaviours of EPPs interfacing DERs are
first generically described according to what reported in the literature, then more specific
controllers aiming at improving the quality of the power delivered at the point of connection
are discussed.
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2.3.1 Converters Behaviour
The three classes of converters behaviour referred to in literature, that is, the grid-forming,
grid-feeding, and grid-supporting behaviours [9, 114], are described in the following para-
graphs.
Grid-Forming Converters
Grid-forming converters are controlled as ideal voltage sources with a typically sinusoidal
reference voltage of amplitude E∗ and frequency ω∗. Grid-forming converters are usually
employed in stand alone applications to define the voltage of an isolated power system or
in UPS applications [20, 87, 115]. Multiple grid-forming converters may also be employed
connected in parallel. In [46] multiple voltage controlled sources receiving a common
voltage reference are connected in parallel to constitute a power system with UPS features.
Parallelism control circuits, which resemble the behaviour of virtual output impedances, are
added to attenuate the negative effects (e.g., circulating currents) caused by non-idealities
and improve the current sharing between the converters. Though, due to the very small
output impedances, parallel connections of multiple grid-forming converters are usually
avoided. Indeed, any mismatch in voltage references or inaccuracy in converter control and
hardware may lead to unacceptable behaviours in terms of circulating currents.
Grid-Feeding Converters
Grid-feeding converters are controlled as ideal current sources, operating with a reference
current corresponding to a given power reference (P ∗, Q∗). Their control scheme is not
meant to cause, intentionally, particular modifications to the voltage at the point of connec-
tion of the converter, therefore, grid-feeding converters can be safely connected in parallel
to any stiff grid-voltage source without causing stability problems. Besides the traditional
application in the connection of energy resources to the distribution grid, the combination
of grid-feeding with grid-forming converters can be found in UPS power systems [116] and
microgrid applications [117].
The resources connected—directly, or via a DC-DC converter—at the DC-link of a
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converter can be renewable sources (e.g., PV source) or energy storage devices. For what
concerns the active power reference generation (P ∗), in the former case, it is done on the
basis of the local active power production, which is driven by a maximum power point
tracking (MPPT) algorithm; for the latter case, instead, various management approaches
are proposed in the literature to optimize specific performance figures by exploiting the
control flexibility brought by local energy storage. In both cases particular grid conditions
may require limitations on the maximum active power injection form grid-connected con-
verters. The definition of the reactive power reference (Q∗) is done referring to relevant
grid codes (e.g., [118]), which commonly expect a reactive power generation that increases
in proportion to the voltage deviation form the nominal grid voltage. The same concept
is applied in more advanced control techniques in order to limit voltage variations in case
of anomalous voltage conditions, these include reactive power absorption when grid volt-
age amplitudes transcend upper voltage limits; an example can be found in [119], where
the Thevenin equivalent computed at the point of connection of the renewable source is
employed to regulate the reactive power injection in case of overvoltage conditions.
Grid-Supporting Converters
Grid-supporting converters can be controlled as ideal current sources or ideal voltage
sources, with references that are meant to contribute in sustaining the voltage at the point
of connection. The behaviour is inspired by the self-regulation capability of synchronous
generators, for which the delivered active power increases as grid frequency decreases, and
the delivered reactive power increases as grid voltage magnitude decreases [120]. This
behaviour, which appears favorable at least to improve voltage stability,2 is commonly rec-
ommended in grid connection standards [73,118], and inspired several authors in the devel-
opment of local converter controllers with capabilities that resembles those of synchronous
generators [66, 121, 122].
A significant study on current controlled grid-supporting converters applied to micro-
grids is reported in [123–125], which propose to exploit the intrinsic droop characteristics
2Indeed, further investigations on the effects of grid supporting functionalities are needed, like shown, for
example, in [35] on the issue of unintentional islanding operation.
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of resonant current controllers to sustain the grid voltage of islanded microgrids. In par-
ticular, it is shown that the physiologic deviation of the grid voltage frequency observable
with a mismatch between generation and absorption causes resonant current regulators to
introduce errors in the injected current that leads the phase angle of the injected current to
match those of the current absorbed by loads. A voltage amplitude regulation and a power
sharing approach based on local measurements are also developed. Instead, the effect of
distorting loads on grid voltage quality is not discussed.
Despite of the fact that current controlled voltage-supporting converters may provide a
valuable contribution in voltage regulation, the instantaneous output voltage at their output
terminals is not regulated, making the use of current controlled grid-supporting convert-
ers alone delicate for the islanded operation. On the other hand, voltage controlled grid-
supporting converters are capable to maintain a suitable quality of the grid voltage, and,
therefore, can autonomously operate in islanded sub-grids. Because of that, the voltage
controlled version is more popular in the literature [9], commonly constituting the elemen-
tal building block of droop controlled microgrids.
To explain, in general, the operating principle of grid-supporting converters, the circuit
shown in Fig. 2-6 is now considered. At first, let’s highlight how the power delivered by a
voltage controlled source depends on other system parameters.
The complex power S˙ := P + jQ delivered by source E to source V0 is equal to:
S˙ = V¯0 · I¯∗0 = V0 ·
(
Eejδ − V0
Zejθ
)∗
, (2.4)
by evaluating (2.4), the active power P and reactive power Q are then obtained as:
P =
Ç
V0E
Z
cos δ − V
2
0
Z
å
cos θ +
V0E
Z
sin δ sin θ , (2.5)
Q =
Ç
V0E
Z
cos δ − V
2
0
Z
å
sin θ − V0E
Z
sin δ cos θ . (2.6)
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Figure 2-6: Interaction between two voltage controlled sources connected by an impedance.
Equations (2.5) and (2.6) can be written in matrix form as:
P
Q
 =
 sin θ cos θ
− cos θ sin θ

 V0EZ sin δ
V0E
Z
cos δ − V 20
Z
 , (2.7)
from which it is possible to define:
S =
P
Q
 , T =
 sin θ cos θ
− cos θ sin θ
 , S′ =
P ′
Q′
 =
 V0EZ sin δ
V0(E cos δ−V0)
Z
 . (2.8)
Equation (2.7) describes how the power delivered by the source depends on the equivalent
line impedance and the difference in voltage magnitude and phase shift of the sources’
output voltages.
In actual distribution networks only small phase shifts among generators occur, so that
the approximation sin δ ' δ and cos δ ' 1 may be employed. Then, considering the
network parameter Zejθ, the following significant cases can be distinguished.
• Resistive networks, or, more generally, when it is possible to assume θ = 0, active
and reactive power terms result:
P =
V0
Z
(E − V0) , (2.9)
Q = −V0E
Z
δ , (2.10)
which shows that in networks that are predominantly resistive (i.e., high R/X grids),
active and reactive power contributions can be regulated by adjusting, respectively,
the magnitude and the phase of the reference output voltage of grid-supporting con-
verters. Also, the control actions are, in a first order approximation, decoupled. In
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this case, the basic droop law to be employed to provide a stabilizing effect on the
operation of grid-supporting converters is:
Vref = E sin (ωt) with:

E = Erated − knP
ω = ωrated + kmQ
. (2.11)
• Inductive networks, or, more generally, when it is possible to assume θ = pi/2, active
and reactive power terms result:
P =
V0E
Z
δ , (2.12)
Q =
V0
Z
(E − V0) , (2.13)
which shows that in networks that are predominantly inductive (i.e., lowR/X grids),
active and reactive power contributions can be regulated by adjusting, respectively,
the phase and the magnitude of the reference output voltage of grid-supporting con-
verters. As observed in the previous case, the control actions are, in a first order
approximation, decoupled. In this case, the droop law to be employed is:
Vref = E sin (ωt) with:

E = Erated − knP
ω = ωrated − kmQ
. (2.14)
Equations (2.11) and (2.14) represent the fundamental relations on which the conventional
droop control of voltage controlled grid-supporting converters is based.
For the generic case in which neither of the two main behaviours (i.e., resistive or induc-
tive) dominates, an approach taking into account the effect of generic output impedances
is presented, for example, in [42]. The transformation (2.7) is directly applied to map,
via T−1, the delivered output power (P, Q) in a space where the transformed components
(P ′, Q′) can still be controlled by employing (2.14). This principle constitutes the basis of
droop control strategies [42,63,126]. Clearly, applyingT−1 to decouple the control actions
requires the adoption of proper tools to estimate parameter θ (e.g., [127, 128]), which may
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increase the overall implementation complexity. Other approaches propose to compensate
the lack of knowledge on grid parameters by adding virtual impedances to the voltage con-
trol loop of voltage controlled grid-supporting converters [69, 129]. Virtual output imped-
ances are also employed in [130] to improve harmonic current sharing among converters,
though, it can result in higher voltage distortion in case of islanded operation. Recently,
by allowing communication among converters, or with a centralized controller, strategies
that further improve the reactive and harmonic power sharing performances of droop con-
trolled systems have been proposed, like, for example, those described in [28, 65]. These
are discussed further in Sec. 2.4.
2.3.2 Controllers for Enhanced Power Quality
The proliferation of non-linear loads and grid-interface converters in low-voltage grids has
risen some concerns on the quality of the power delivered to converters. The absorption
of distorted currents by non-linear loads has detrimental effects on grid voltage quality
[131–133], in particular in case of weak grids (i.e., in grids with non-negligible connection
impedances), such that grid connection standards define stringent limitations for harmonic
current injections (see, e.g., Table 2.3 [134]). In addition, to limit switching noise injection
and attenuate the generated electromagnetic interferences [135] DER-interfacing convert-
ers are equipped with LC or LCL output filters that, on the other hand, may trigger res-
onances with other components of the grid (e.g., line inductances, passive compensators),
as shown in [136]. Research papers recently published on these issues—to be more spe-
cific, the former issue concerning harmonic compensation, the latter concerning harmonic
damping—show that the interfaces of DERs based on power electronics converters, indeed,
may help to improve both the aspects (see, e.g., [137]).
Recent research contributions are based on the harmonic voltage detection technique,
which was firstly explored by Akagi et al. to damp power system resonances, prevent
harmonic propagation, and contribute in providing locally the harmonic currents needed by
the loads [138]. Notably, the focus is here on investigating the application of such method
to manage harmonic issues in low-voltage distribution grids or in power electronics based
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Table 2.3: Harmonic current distortion limits for systems rated 120 V through 69 kV [134]
Individual harmonic order (odd)(a)
< 11 11-16 17-22 23-34 35-50 TDD
Maximum current THD 4.0 2.0 1.5 0.6 0.3 5.0
(a) Even harmonics are limited to 25% of the odd harmonic limits above.
power systems. Representative examples that deserve to be reported can be found in [137],
where the integration of such methods in DG-interfacing converters (e.g., PV converters)
to compensate harmonic currents in low-voltage grids is evaluated; and in [29], where an
active damper aiming at stabilizing power electronics based AC systems is studied, the
Middlebrook stability criterion [139] is adopted for stability assessment.
Further details on harmonic provisions for EPPs interfacing DERs are discussed in the
following. Control schemes based on voltage control, current control, and hybrid voltage
and current control are discussed individually.
Current Control Based
Fig. 2-7 represents the control scheme for harmonic compensation in a current controlled
converter. The converter can be controlled to attain one of the following objectives:
• compensation of the harmonics contained in the line current iG;
• compensation of the harmonics contained in the local load current iLL;
• compensation of the harmonic currents distorting the local voltage vPCC .
To the purpose, compensator GC can be employed to tightly control or to simply damp
the dynamics of the inductor current iL. The grid current compensator G
grid
C aims at con-
trolling the line current iG. In [27], a proportional gain constitutes compensator GC , and
a proportional controller with multiple resonances constitutes the grid current controller
GgridC . G
grid
C presents a resonance at grid frequency, which allows to regulate the power
exchanged with the main grid, and a series of resonances at the odd multiples of the grid
frequency (e.g., 3-rd, 5-th, 7-th) to regulate the corresponding harmonics. The reference
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for the fundamental current iG,f may be built by using the parallel and orthogonal compo-
nents given by a synchronization block (e.g., a PLL) to regulate the output power flow to
match references P ∗ and Q∗. On the other hand, harmonic compensation depends on how
current reference i∗G,h is defined. In [27] three possibilities are contemplated, which are
also reported in Fig. 2-7, namely:
• i∗G,h equal to zero. This makes the grid current iG injected by the power converter
ideally free of harmonic components, as recommended by grid connection standards
[134].
• i∗G,h derived from the measured local load current iLL with an harmonic extraction
block (HD). This allows to cancel, in steady-state, the harmonic currents generated
by the local load iLL.
• i∗G,h derived from the measured PCC voltage vPCC with an harmonic extraction block
(HD) and the multiplication with −1/RV . In this case, the converter emulates a
virtual resistance of value RV for the selected harmonics, allowing to eliminate (or at
least reduce), in steady-state, the distortion that would affect the PCC voltage due to
the distorted current absorption from the local load (iLL) and the other grid-connected
non-linear loads (iML). This has a double beneficial effect, firstly it allows to damp
resonances due to the interactions between the reactive elements of the electrical
infrastructure (e.g., line impedances) and other devices connected to the grid (e.g.,
capacitor banks, or employed for reactive power compensation); secondly, it reduces
the equivalent output impedance of the converter, making it to naturally provide the
harmonic currents required by non-linear loads, which, therefore, will not propagate
to the main grid.
Voltage Control Based
Fig. 2-8 represents the control scheme for harmonic compensation in a voltage controlled
converter. The converter can be controlled to attain one of the following objectives:
• compensation of the harmonics contained in the line current iG;
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• compensation of the harmonic currents distorting the local voltage vPCC .
To the purpose, compensator GC can be employed to tightly control or to simply damp
the dynamics of the inductor current iL. The output voltage compensator GV aims at con-
trolling the generated voltage vC . In [140], a proportional gain constitutes compensator
GC , and a proportional controller with multiple resonances constitutes the voltage con-
troller GV . GV presents a resonance at grid frequency, which allows to regulate the power
exchanged with the main grid, and a series of resonances at the odd multiples of the grid
frequency (e.g., 3-rd, 5-th, 7-th) to regulate the corresponding harmonics. The reference
for the fundamental voltage vG,f is computed according to the operation principle of grid-
supporting converters, discussed in Sec. 2.3.1. The contribution on harmonic compensation
depends on how voltage reference v∗C,h is defined. In [140] the harmonic term v
∗
C,h is de-
rived from the measured PCC voltage, constituting the harmonic voltage control loop that
involves the block τHD in Fig. 2-8, which allows to modify the converter output impedance
Zout to Zout/ (1 + τ). The control scheme foresees three possibilities:
• τ > 0, which further reduces the equivalent output impedance of the power converter,
improving the quality of the voltage waveform.
• −1 < τ < 0, which increases the equivalent output impedance of the power con-
verter. This tends to reduce the output voltage quality if load currents iLL or iML
are distorted, though, it attenuates the harmonic current at the output of the voltage
controlled converter (e.g., to comply with grid connection standards) and reduces
harmonic current circulation among voltage controlled converters.
• τ equal to zero. With respect to the previous cases, this corresponds to an inter-
mediate situation in which the converter behaves as a conventional grid-supporting
converter. In this case the harmonic load current is shared between the converter and
the grid in inverse proportion of the connection impedances.
It is possible to observe that the advantage of having the control of the voltage at the out-
put of the converter is traded off with flexibility and effectiveness in harmonic-damping /
harmonic-compensation with respect to the CCM case.
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Hybrid Voltage/Current Control
Fig. 2-9 represents the control scheme for harmonic compensation based on the hybrid
voltage and current control scheme proposed in [16, 21]. The control scheme combines
the advantages of CCM and VCM that are described above, notably, the control of the
harmonic currents and the control of the grid voltage fundamental component. Harmonic
compensation control is able to attain one of the following objectives:
• compensation of the harmonics contained in the line current iG;
• compensation of the harmonic currents generated by the local load iMG;
• compensation of the harmonic currents distorting the local voltage vPCC .
While, the control of the fundamental grid voltage component is employed to control the
output power flow and enables the operation islanded from the main grid.
This control scheme is presented in [16]. The compensator GC is a simple proportional
gain used to damp the dynamics of the inductor current iL, the grid current compensator
GgridC aims at controlling the harmonic content of the line current iG and is implemented
with a resonant filter with multiple resonances and a small proportional gain, the grid volt-
age compensator GV aims at regulating the output voltage fundamental component and is
implemented with a single-resonance filter. GgridC presents resonances only at the odd mul-
tiples of the grid frequency (e.g., 3-rd, 5-th, 7-th), limiting its effect to the harmonics of the
fundamental quantities; whereas GV is tuned at the grid voltage fundamental frequency,
with the purpose of regulating the power exchanged with the main grid. The reference
for the fundamental voltage vG,f is computed according to the operation principle of grid-
supporting converters, discussed in Sec. 2.3.1. On the other hand, the behaviour form the
point of view of harmonic compensation depends on how current reference i∗G,h is defined,
which can be set as described in the previous case, relevant to the CCM scheme.
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Figure 2-7: Harmonic compensation scheme for current controlled converters.
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Figure 2-8: Harmonic compensation scheme for voltage controlled converters.
+
+
+
+-
+-
+-
Figure 2-9: Harmonic compensation scheme for a hybrid voltage and current controlled convert-
ers.
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2.4 Secondary Control
Secondary control concerns the operation of multiple interconnected DGs. It provides the
inputs to the primary control on the basis of generation and loading conditions to allow a
stable operation of DGs and loads. This can be achieved by properly assigning tasks to
DGs and defining how these contribute to the needs of the microgrid. In this section these
aspects are presented in two subsections. The first describes the principal ways parallel
connected converters can be organized to obtain systems able to supply loads effectively.
The second subsection reports some of the approaches proposed in the literature to define
power references to DGs in order to fulfill power needs in an optimized fashion.
2.4.1 Operation of Parallel Connected Converters
The coordination of multiple parallel connected converters to effectively supply load’s
needs can be achieved in different ways. The most popular techniques are described in
the following. A systematic review on the subject can be found in [76, 77, 141].
Centralized Control
In the centralized control approach distributed converters are controlled as current sources
with a reference current set by a centralized controller. The centralized controller knows
the total load current absorbed by loads and shares this current, by a feedforward loop, to
the distributed converters. An outer feedback loop measures the voltage across the load and
compensates, in steady-state, for uncertainties of the model (e.g., faults of some distributed
converters). This approach can achieve an accurate power sharing among converters and
shows a moderate degree of robustness with respect to failures affecting some decentral-
ized converters. Among the drawbacks, the need of high-speed, low-noise communication
channels to support measurement and reference exchange and the presence of the single
point of failure constituted by the centralized controller. An enhanced variant is the one
proposed in [48] for islanded microgrids. By means of frequency partitioning, the control
is partitioned between a low-bandwidth controller that is placed centrally and supplies part
of the reference current to the converters and high-bandwidth controllers distributed lo-
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cally to each converter. With this approach, the set of converters behaves as a single, large
converter with a full bandwidth controller, while the communication channel can present
limited bandwidth.
Master/Slave Control
In the master/slave approach one voltage-driven converter behaves as control master and
the other converters are current-driven and behave as control slaves. Slave units embed
the functionalities to define their output power, so that the master unit has only to guide
the behaviour of slave units and provide transient currents. The fundamental operation of
such control organization with a pre-defined sharing criterion was firstly described in [142]
for stand alone power systems; in [116] an enhanced version of the approach is proposed,
where communication requirements are lessened by communicating to slave units only the
average (RMS) value of reference currents. As described, these particular master/slave
approaches require relatively high-speed, low-noise communication channels to operate
properly.
Average Load Sharing
In the average load sharing approach all the converters are voltage-driven, and communi-
cation channels are employed to provide synchronization (via a synchronization bus) and
load power sharing (via a power-sharing bus) [143, 144]. To that purpose each converter
communicates, through the power-sharing bus, its output current and receives as response
the average power delivered by all the converters. This approach brings redundancy, due
to the non-centralized structure and the operation of multiple voltage-driven converters; on
the other hand, it requires dedicated communication buses for synchronization, and active
and reactive power sharing. Approaches aiming at reducing communication busses have
been investigated as well; in [46], for example, only the synchronization bus is used to
synchronize the voltage-driven converters, while a parallelism control loop, embedded in
the control structure of each converter, adjusts the generated voltage to ensure equal power
sharing.
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Droop-Based Control
According to [77], the droop method is based on a well-known concept in large-scale power
systems, which consists of drooping the frequency of the AC generator when its output
power increases. In the case of parallel-connected UPS inverters, the active and reactive
powers supplied to the AC bus are sensed and averaged, and the resulting signals are used
to adjust the frequency and amplitude of the UPS inverter output-voltage reference. To
follow on from what is discussed in Sec. 2.3.1, droop control consists in coordinating the
operation of parallel connected voltage-driven grid-supporting converters. This technique
can achieve a stable interconnection of voltage-driven converters without requiring com-
munication and, in addition, can increase the reliability of islanded power systems thanks
to the presence of multiple voltage-driven sources. These features make droop methods
compelling approaches, such that their application to islanded power systems in general
and, in the last decade, to microgrids has been widely investigated by different research
communities (e.g, automatic control [145–147], power electronics [63, 114, 148], power
systems [64,73]). Various issues have been pinpointed by the research activity and specific
solutions proposed; even so, some of these issues are still open (see, for example, section
VII in [141] or paragraph II.C in [80]).
The main challenges in designing droop-based microgrids that are capable of operating
in both grid connected and islanded modes stem from the absence of communication in the
solutions that were firstly proposed [126, 149], such that, as studies developed, communi-
cation has been gradually introduced to cope with specific issues. To give some examples,
some interesting solutions are now reported. The general control hierarchy for microgrids
that is usually taken as reference [80,114] is formalized in [71], where low-bandwidth non-
critical communication is regarded as unavoidable to control microgrid’s frequency and
voltage amplitude. Contribution [28] aims at achieving accurate reactive power sharing
and harmonic compensation in single-phase microgrids, the goal is attained by a microgrid-
level controller communicating with distributed converters to define reactive power sharing
and guide harmonic compensation. In [150] the issue of load voltage regulation is tackled
by using a local controller receiving the information on load’s RMS voltage.
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2.4.2 Coordination of Power Contributions
The highest priority objectives pursued in microgrid control are: i) ensure power balance
during islanded operation, ii) attain efficient operating regimes during grid connected oper-
ation. Therefore, the control of power injection form DGs is a crucial aspect in microgrids
operation. In principle, DGs in the interconnection scheme introduced in Sec. 2.4.1 can ac-
cept power-injection set-points provided by specific power sharing algorithms. Typically,
these algorithms aim at calculating set-points for DGs so that to fulfill microgrid’s power
needs in a way that is optimum with respect to specific measures, which may include, for
example, distribution losses, converter losses, voltage deviations, financial costs. In the
following some representative approaches are reported.
In [151] a load sharing distributed algorithm based on the Additive Increase Multiplica-
tive Decrease (AIMD) approach is described. In practice, according to the basic AIMD,
which is taken from communication network theory, a DG increases with constant steps
its power injection if load’s power demand is not satisfied (additive increase), otherwise, if
power demand is satisfied, the DG decreases its power injection of a defined ratio (multi-
plicative decrease). The paper extends the algorithm to achieve the optimum distribution of
load’s power demand among DGs with respect to their cost of operation. To this end each
DG has only to know its cost function and receive the notification announcing if total power
generation meets demand. The effectiveness of the algorithm is based on the assumption
that costs of operation can be represented by quadratic cost functions.
The approach proposed in [152] tackles the problem of power sharing in two steps.
Firstly it uses a so called day-ahead scheduler to pre-calculate the power each DG should
produce along the following day, then it uses an intra-day scheduler to calculate the ac-
tual power set-points to be assigned to DGs. The day-ahead scheduler computes power
set-points with the aim of minimizing the cost of operation given energy prices, genera-
tion constraints (i.e., saturation levels of DGs), status of energy storage devices, and fore-
casts on load absorption and DERs production. Then the intra-day scheduler computes the
power set-points with the aim of minimizing the weighted sum of power deviations from
the output of the day-ahead scheduler, distribution loss, and voltage deviations from nom-
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inal values, and take into account the line ampacity constraints. Due to the non-linearity
of the problem, the solution is found by iteratively solving a mixed-integer linear program-
ming problem where the terms corresponding to losses and voltage deviations are linked to
power injections form DGs by means of sensitivity coefficients calculated at the particular
operating point.
In [153] the task of optimal power flow is tackled by means of a dynamic programming
approach. Each microgrid component is accurately modeled, including operation efficiency
and power and voltage constraints to obtain exact solutions. A peculiar drawback of the
approach is that the numerical complexity rapidly grows as the number of DGs grows, it is
reported that with four or five DGs the approach is feasible only if the system contains a
few busses.
In [49] the problem of optimal reactive power compensation for the minimization of
distribution losses is considered. To that purpose, the distribution grid is clustered into
sections and the optimal reactive power flow is solved distributedly for each cluster.
As a common drawback of the approaches above, it may be remarked the fact of re-
quiring the knowledge of the controlled power system and its status. Indeed, the topology
and parameters of low-voltage distribution grids are typically not known and difficult to
be retrieved automatically by grid-connected devices; in addition, the status of controlled
systems varies significantly in time. Therefore, such kind of approaches may be fully ef-
fective in future highly automated distribution grids, whereas, at the moment, they would
require premature, large investments in infrastructure to be deployed. From this viewpoint,
other approaches, less demanding in terms of needed ICT infrastructures, have also been
investigated to ease the penetration of such technologies in current low-voltage distribution
grids. Examples are local compensation methods [154]—which, according to [155], can
achieve almost 80% of savings in losses when compared to a centralized control that is
based on solving the full optimization problem—or, typically, heuristic approaches to the
optimal management of power contributions from DGs.
41
2.5. Tertiary Control
2.5 Tertiary Control
Tertiary control concerns the interaction of a system of DGs with the main grid. The in-
teraction includes the alignment of voltage parameters, detection of the islanded operation,
and regulation of the power flow with the mains. Tertiary control involves interactions
with the mains to negotiate power profiles and with the microgrid to estimate its operating
condition and to regulate the power and current exchange at the interface between the two
systems. The following subsections describe some the approaches that are typically used
to pursue the goals of the tertiary control considered herein.
2.5.1 Microgrid Synchronization
A power system may operate islanded or connected to the main grid, and switch between
these two modes of operation. When islanded, the system may present voltage amplitude,
frequency, or phase that are different from those of the main’s voltage, therefore, resynchro-
nization with the mains is necessary prior to transitioning to the grid-connected operation.
Various synchronization techniques suitable for specific microgrid configurations are dis-
cussed in the literature. Some representative techniques proposed for microgrids with the
master/slave and the droop-based control schemes are reported next.
Synchronization in Master/Slave Approaches
The synchronization of the microgrid with the mains in the master/slave approach is per-
formed by the master DG. These are typically based on Phase-Locked Loops (PLLs). In
[156] a SRF-PLL (synchornous-reference-frame-PLL) is employed to ensure accurate ac-
tive and reactive power control during grid-connected operation and steady grid voltage
parameters during islanded operation. To that purpose the parameters of the PLL’s loop
filter are changed on-line so as to adapt the speed of response to the specific operating
situation. During resynchronization or grid connected operation, the PLL is fed with the
voltage of the mains, otherwise the value of the q-axis projection performed in the SRF-
PLL is overridden to zero so that the reference phase provided by the PLL only depends
by a pre-assigned nominal frequency. A similar approach is also investigated in [157].
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In [158] a second order generalized integrator frequency-locked loop (SOGI-FLL) is em-
ployed to provide the frequency and the magnitude reference to the master unit in both
grid-connected and islanded operation. In particular, during the islanded operation, the
damping factor of the SOGI filter is set to zero, so as to operate the SOGI filter like an
oscillator. The structure of the SOGI-FLL is modified to be adaptative to the frequency
of the mains. In [159] the problem of synchronizing with the voltage of the main grid
DGs operating islanded is tackled with a different approach. The proposed solution makes
use of the 1PPS signal provided by Global Positioning System (GPS) modules; the signal is
composed of pulses that are spaced at intervals of one second and are synchronous between
different modules. The approach employs a centralized controller that measures the mains’
voltage and communicates, at each zero crossing of the main’s voltage, the phase given by
a PLL locked to its GPS signal; the distributed units compute, at each zero crossing of the
local reference that is being synchronized, the difference of the phase transmitted by the
centralized controller with the phase that is given by a local PLL locked to the GPS signal
of the particular distributed unit; the computed difference is employed to synchronize the
local reference by means of a further PLL.
Synchronization in Droop-Based Approaches
The synchronization of the microgrid with the mains in droop-based approaches is typically
coordinated by a centralized controller, as in [160], or a DG leading the synchronization
process, as in [64]. In [160] a microgrid where DGs embed active power versus voltage’s
phase (i.e., P/θ) and reactive power versus voltage’s magnitude (Q/E) droop controllers
is considered. The phase and frequency synchronization of the microgrid with the mains
is achieved by means of a frequency variation command broadcasted to all the DGs, which
use this command to modify the phase of their voltage reference. The frequency variation
command is modified with the purpose of matching the microgrid frequency with a given
frequency reference. This last frequency reference, on its hand, is equal to a nominal micro-
grid frequency plus an adjustment term that is modified in order to achieve synchronization
of the whole microgrid with the mains. The adjustment term is produced by multiplying
the mains’ voltage with the quadrature component of the microgrid voltage (this multipli-
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cation gives a measure of the phase shift between the two quantities). The same approach
is adopted to obtain the synchronization of the magnitude of the microgrid voltage. In [64]
the problem of synchronizing a microgrid populated by DGs implementing the voltage-
based droop (VBD) is considered. The VBD is a variant of droop control that is suitable
for resistive networks and can take into account the less dispatchable nature of renewables.
According to the proposed approach, the synchronization procedure is exploited by making
use of a special DG, chosen among those of adequate size installed near the PCC. The droop
controller of this unit is modified to allow, by means of ramp functions, a gradual alien-
ation of the converter’s voltage, frequency, and phase to the one of the main grid. Thanks
to the VBD, the other converters of the microgrid naturally accommodate these voltage
adjustments without being affected, in steady state, by the varying microgrid voltage.
2.5.2 Detection of Islanded Operation
Islanded operation occurs when a microgrid is energized solely by one or more local
sources while it is electrically separated from the main grid. The islanded condition is con-
sidered an unwanted situation in traditional power systems, because they are not equipped
with the infrastructure needed to autonomously control their grid voltage. In this case, the
islanded condition must be detected to undertake the necessary provisions (i.e., make dis-
tributed generators to disconnect). Differently, microgrids are equipped with controllers
and energy resources that can support autonomous operation if a disconnection from the
mains occurs. Still, a prompt detection of the islanded condition is necessary to ensure a
smooth transition to the new operating mode.
Islanding detection techniques can be classified as active, passive, or hybrid. Passive
techniques detect islanding conditions only on the basis of the analysis of measured grid
quantities. The analysis may concern voltage amplitude ranges, presence of phase jumps,
variations in harmonic content, variation of grid-impedance (with non-active measurement
technique, like, for example [161]) presence of voltage unbalance in three-phase systems.
The disadvantages of these methods are the difficulties in setting the thresholds that de-
limit different connection conditions, and potentially large non-detection zones. Active
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techniques detect islanding conditions by observing how the power system react to pertur-
bations that tend to modify in a particular manner the frequency, amplitude, or phase of
the grid voltage. If the system is operating connected to the mains then the grid voltage
is negligibly perturbed by this behaviour of DGs, otherwise, the affected parameter would
transcend normal ranges. Though very effective, active techniques are characterized by im-
pairing power quality and stability of the examined system. Hybrid approaches combine
passive and active techniques by applying active techniques only in case an islanding condi-
tion is detected by a passive one. So doing non-detection zones and perturbation injections
can be reduced as compared to the case of passive and active techniques, respectively.
A systematic review on islanding detection techniques is provided in [162].
2.5.3 Power Flow Scheduling with the Mains
The energy resources of a microgrid are coordinated to improve the quality of the inter-
action with the mains. The ability of scheduling resources to fulfill internal objectives is
a crucial feature, on the basis of that a negotiation with the main grid can take place, al-
lowing to accommodate, eventually, the requirements on both microgrid’s side and mains’
side. Aspects that are relevant here are:
• planning of energy exchange, which is linked with the costs associated with energy
production and consumption;
• scheduling of daily power profiles for a more deterministic microgrid behaviour, in-
deed, the mains may reward the ability of a microgrid of bounding its power absorp-
tion within specified limits or—ideally—of following a pre-defined power profile;
• defining power quality requirements, in particular, in terms of unbalance in three-
phase systems, reactive power flow, and harmonic content of the current flowing
through the interface with the mains.
Such a planning/negotiation is a critical task requiring to process complex information (e.g.,
forecasts on power needs, trends in energy prices). The multi-agent systems technology
[163] shows valuable features for such a control problem; a detailed discussion on this
topic is provided, for example, by [164].
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2.6 Summary
This chapter reviews the main issues in the control of electronic power processors in low-
voltage microgrids. Microgrids are complex systems, such that to devise suitable ways to
coordinate the interaction among constituting parts requires a careful analysis of multiple
aspects. For the sake of generality, the matter is organized in four control layers, as follows.
• Zero-level control, concerning the elemental current and voltage control of electronic
power processors. Within its scope, linear, predictive, and hysteresis techniques are
introduced.
• Primary control, concerning the local behaviour of grid-tied electronic power proces-
sors. The grid-feeding, grid-forming, and grid-supporting converters’ behaviour are
described also reporting relevant examples from the literature.
• Secondary control, concerning the coordination of electronic power processors oper-
ating in parallel. Interconnection schemes and how microgrid’s power needs may be
shared among sources to obtain optimum operating regimes are described.
• Tertiary control, concerning the interaction of a group of electronic power proces-
sors forming a microgrid with the main grid. Within this scope, microgrid synchro-
nization with the mains, islanding detection, and the interaction with the mains are
described.
The discussion of the various aspects is supported by references to relevant literature so as
to provide an overview of both the open issues and the state-of-the-art in microgrid control,
from a power electronics’ perspective.
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Development Methodology and Toolset
The aim of this dissertation is two-sided. From the one side, to propose effective control
techniques for EPPs in low-voltage microgrids; activities within this scope are carried-on
in the light of the literature review reported in Ch. 2. From the other side, to demonstrate
the behaviour of the devised techniques when employed in operating conditions that are
realistic and replicable in a laboratory environment. For what concerns the latter aspect,
this chapter describes the methodology applied to develop and experimentally validate the
techniques described in the following chapters (specifically, from Ch. 5 to Ch. 7). To cope
with the complexity of the microgrid scenario, a development methodology based on rapid-
control-prototyping and hardware-in-the-loop approaches, supported by a general purpose,
flexible, scalable, and powerful development environment are employed. The methodology
and the development environment are described in the following sections. The potential
benefits and limitations of the chosen tools, whose application to the field of power elec-
tronics has been rarely documented before, are discussed by considering the development
of an EPP interfacing DERs to the grid as a first reference application case. Applying the
described methodology with the identified platform has allowed to i) smoothly transit be-
tween development phases, from concept to final realization, ii) rapidly develop controllers
and testbeds integrating different systems interacting with each other.
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3.1 Controllers for EPPs in the Microgrid Scenario
In order to illustrate the applied methodology and the chosen development environment,
the following sections consider the control, and integration to a control architecture, of
the fundamental power electronics building block [165] of the microgrid scenario, namely,
the DER-interfacing EPP (i.e., an EPP that interfaces energy resources to the grid). As
explained in Sec. 3.3.4, these concepts can be employed to manage more general cases.
This is done in Ch. 5, for the development of the so called utility interface converters, in
Ch. 6, for the development of high performance current controllers, and in Ch. 8, to allow
the development of a complete, laboratory-scale microgrid experiment.
In future microgrids grid-tied EPPs will perform a variety of control functions. In the
light of the state-of-the-art overview provided in Ch. 2, the operation of DER-interfacing
EPPs will be the result of the application of decentralized control strategies, autonomous
and local, and of the remote supervision by a centralized grid controller or dispatcher (e.g.,
[160, 166]), linked to the numerous EPPs by means of a suitable communication channel
and a properly defined protocol [167]. Consequently, a lot of different stacked control
functions have to be implemented in each single converter, ranging from the low level ones
(e.g., pulse width modulation), to the high level ones, which include autonomous decision
making algorithms and communication protocols. Digital control is applied at all levels of
the stack, making the EPP’s controller a complex, multilayer digital device [168, 169]. An
example is provided in Fig. 3-1 for an EPP managing a PV source and a storage device;
basic, specific, and ancillary services are indicated in the figure to remind that diverse
functions have to be carried out concurrently.
Basically, two different approaches can be followed for EPP controller implementation.
In the most conventional one, all control functions are developed in the form of software
routines, executed by a digital signal processor (DSP) or, less frequently nowadays, a mi-
crocontroller. Another, more recent, approach takes advantage of the availability of easily
affordable reconfigurable logic circuitry. In this case, control functions are actually defined
in some hardware description language (HDL) and turned into application specific digital
circuits. The former approach has the maximum flexibility, the latter guarantees higher
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Figure 3-1: General structure of an electronic power processor that interfaces energy resources to
the grid. Highlighted its local controller with the main control functions (adapted from [170]).
performance, mainly in terms of achievable sampling frequencies and control bandwidths.
In an attempt to meet the needs of complex applications, where both flexibility and
performance, with particular reference to determinism, are simultaneously needed, new
control platforms are being proposed on the market. Some are based on multi-platform
systems integrated at board level, typically supporting real-time operating systems (RTOS);
examples are those described in [171], which features RT Linux, and [172] that uses a
proprietary system. In these devices, a processor—a DSP or a general purpose processor
(GPP)—and an FPGA are combined. Other, radically different, solutions are represented
by system on chip (SoC) architectures, like [173], where a DSP, a programmable logic
device, and a so called analog compute engine are integrated on a single chip.
In this context, the following sections aims at i) identify typical requirements and im-
plementation issues that are involved in the choice of a digital control platform for modern
smart grid applications, ii) introduce a digital controller development and test methodol-
ogy that integrates the spreading practice of real-time simulation [174–176] in the proto-
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typing process of power electronics devices, iii) show the application of LabVIEW hard-
ware/software toolsets as an effective means to rapidly prototype digital controllers and test
set-ups for power electronic systems. To the purpose, a board-integrated multi-platform
controller [172] is considered and used to develop the digital control stack for a 3 kVA
voltage source inverter, meant to be used as the grid interface of a DERs-coupling EPP in
microgrid experiments. The implemented functions include current control, phase-locked
loop (PLL) based synchronization, real and reactive power control, fault detection, data log-
ging, and communication with an external supervisor via an Ethernet communication chan-
nel. The chosen development platform, as compared to other state-of-the-art toolsets, offers
several advantageous features, such as high performance, ease of use, different hardware
configurations to meet specific end application requirements, and affirmed and widespread
use—although mainly in other academic and industrial engineering fields.
3.2 System Architecture and Implementation Tools
The typical configuration of a DER-interfacing EPP in a single-phase low-voltage grid
is shown in Fig. 3-1. In particular, it comprises a DC/DC stage, which deals with the
management of local energy resources (e.g., PV source, fuel-cell, storage device), and
a DC/AC (i.e., inverter) stage, which deals with grid interfacing. As can be seen, the
two stages typically share a single control board. Only to the second stage, whose basic
electrical scheme is shown in Fig. 3-2, is referred to in this chapter. The main purpose of the
inverter controller is to guarantee locally synchronized current injection/absorption, so as
to i) guarantee the maximum exploitation of the energy source or the appropriate utilization
of the storage element and ii) concur to the determination of a satisfactory power quality
throughout the grid. While the former objective can be met using locally available data, the
latter may require the interaction with other EPPs or with a centralized microgrid controller
(see, e.g., [28]).
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Figure 3-2: Basic representation of the typical DC/AC stage of a DER-interfacing EPP.
3.2.1 Control System Organization
In general, the controller’s functions can be represented as a stack where lower level func-
tions receive inputs from upper level ones. In turn, they provide data to the upper level
functions that are used in the decision making algorithms, governing, for example, the
power exchange with the grid. The typical structure of the control stack is shown in Ta-
ble 3.1. As shown, the lower level functions (e.g., PWM, synchronization, electrical vari-
able supervisors) are supposed to be implemented on a programmable logic device, like
an FPGA. The basic reason is that they do not involve elaborate signal processing (fixed
point arithmetic is perfectly viable), but require relatively high cycle frequencies, in the
tens of kHz range. In addition, they require internal, jitter-free synchronization techniques
(e.g., those between sampling and modulation processes) and highly reliable fault detection
mechanisms. These features are easily implemented in a configurable digital chip. Instead,
higher level functions, such as output power control or local grid characterization and op-
timization algorithms (see, e.g., [128]), make extensive use of signal processing functions
(floating point is recommended) and, especially in the case of distributed implementations,
of advanced communication capabilities. On the other hand, they do not necessarily re-
quire tight synchronization or strictly constant cycle frequencies. As a result, the natural
implementation hardware for these functions is a DSP or, more and more frequently, a
general purpose processor (GPP). Both devices are programmable in high level languages,
which increases abstraction and flexibility. The GPP normally has the advantage of sup-
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Table 3.1: Control function stack of a DER-interfacing EPP
Subsystem Functionality Scope Target
Inverter
PWM Local
FPGA
PLL Local
Current loop Local
Fault detection Local
P loop Local
RT GPP
Q loop Local/Distributed
Grid voltage control Local/Distributed
Grid characterization Local/Distributed
Global optimization Distributed
DC/DC
PWM Local
FPGA
Input V/I control Local
Source/storage optimization Local/Remote RT GPP
porting real-time operating systems (RTOS), a very useful resource for this application,
where reliability and determinism are crucial.
In the light of the discussion above, it is possible to conclude that the better suited con-
troller for DER-interfacing EPPs is a multi-platform digital device comprising two domains
i) a high performance hardware programmable device (e.g., a FPGA) and ii) a DSP or GPP,
possibly supporting a RTOS. Further discussion on digital devices suitable for smart grid
inverter control can be found in [168].
3.2.2 Implementation Issues
The main issues related to the implementation on multi-platform hardware of the control
stack described by Table 3.1 can be identified in the following:
1. analog to digital conversion (ADC);
2. data consistency between platforms;
3. development tools;
4. debugging.
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ADC
Using FPGAs for low level converter control normally requires the design of additional
hardware including the ADC chip, signal conditioning, and data bus synchronization cir-
cuitry. This complicates significantly the controller development. In some systems, like
the one described in [172] or [173], the ADC unit, and a lot of other I/O functions, are
natively interfaced to the FPGA, so that the user does not need to implement the data path
between the different devices. For SoC architectures, this comes with virtually no per-
formance limitation (i.e., peripherals determine the maximum data throughput), while in
multi-platform boards a certain degree of latency is introduced, which limits the maximum
data update frequency to about 100 Mbit/s. In any case, it should be possible to design and
easily integrate in the control system custom acquisition circuits to satisfy particular needs;
this approach has been adopted in Ch. 6, where the sensing board described in Appendix A
is used to implement the proposed high performance, digital current controllers.
Data Consistency
Perhaps the most complex issue in using multi-platform controllers, however, is guaran-
teeing data consistency among the different levels of the control function stack. The basic
approach, where the logic circuitry is treated as a memory mapped external peripheral unit
while data exchange and task scheduling in the DSP is regulated by interrupts, suffers
from latency and often leads to timing jitter. Unless data processing functions are rela-
tively limited in number or computationally light (not our case), establishing a consistent
data exchange mechanism can become the system’s bottleneck. It is worth remarking that
this is a peculiar condition of this application field, where the computational burden of the
DSP/GPP subsystem is, generally, quite heavy and articulated in several concurrent func-
tions. A more efficient approach exploits a RTOS, where multi tasking and efficient data
exchange mechanisms [e.g., based on direct memory access (DMA)] are built in the OS
I/O functions and are almost transparent to the user. DMA channels typically offer multi
Mbit/s bandwidths at minimum or even zero latency, which makes their usage compatible
with the applications discussed herein. In systems on chip, like the one described in [173],
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the data exchange between GPP and FPGA can reach the maximum performance, because
the FPGA, the I/O resources, and the processor natively share the same data bus and mem-
ory, operating at the system’s clock frequency. Still, to attain the efficient scheduling of
functions can be a difficult task for the developer.
Development Tools
Integrated design environments (IDE) for multi-platform systems, when available, are often
complicated to use, involving simultaneously both the typical tools for firmware/software
development and those for HDL driven logic chip design. They require a skilled user that
dominates both sides of hardware/software co-design or, possibly, a team of specialist users
concurrently working on the same project. Some systems, like [172], offer instead a truly
integrated design environment, namely, a common programming framework that unifies
the FPGA and the DSP/GPP domains, greatly reducing development time. This is pos-
sible because the above mentioned issues, about the integration of I/O functions within
the FPGA domain and the implementation of efficient data exchange mechanisms between
the two domains, are managed almost transparently to the designer. For these reasons,
the controllers considered herein has been developed on one of such systems. In addition,
the chosen GPIC platform [172], is conceived to enable (relatively) low cost controller
board designs, where a multi-platform structure and a single common programming de-
sign environment are always maintained, but the computational resources and I/O channel
availability can be tailored to the specific application. The main features of the controller
are listed in Table 3.2.
The resulting controller organization for a DER-interfacing EPP is shown in Fig. 3-
3. In particular, in the lower part (light blue shaded area), the adopted partitioning of the
different stacked control functions is detailed. In the upper part of the figure (light yellow
shaded box), instead, the centralized controller is indicated, which supervises the correct
operation of the microgrid and exchanges information with distributed EPPs through a
suitable communication link.
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Figure 3-3: Schematic representation of the controller implementation on a multi-platform board
of a DER-interfacing EPP: the controller is partly deployed on the FPGA module, partly on a RT
GPP. The RT GPP hosts the higher level control functions and manages data logging and commu-
nication with the centralized grid supervisor through the Ethernet. In the upper-part the centralized
controller, with indicated the communication with a distribution, or transmission, system operator
(DSO, TSO).
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Table 3.2: Characteristics of the chosen control platform (GPIC)
Feature Parameter Value
Processor Model PowerPC
Processor Speed 400 MHz
Memory Nonvolatile 512 MB
System 256 MB
FPGA Model Xilinx Spartan-6 LX45
# Slices 6822
# DSP48s 58
Network Network interface IEEE 802.3 Ethernet
Communication Port RS-232, RS-485
CAN, USB
Peripherals Channel 16 AI, 12-bit, ±10 V, 100 kHz
14 ch., 500 kHz gate drivers (1)
(1) Only the used subset of the NI 9683 mezzanine-card ports is reported.
Debugging
Debugging a complex digital controller of the type described by Table 3.1 requires a long
time and exposes the power converter hardware to damage hazards. In addition, the dy-
namic behavior of grid optimization algorithms is rather complicated to predict by pencil
and paper calculations, while conventional simulation software requires very long comput-
ing times to produce useful results in non-trivial cases. Both of these issues can be solved
by hardware-in-the-loop (HIL) real-time simulation. According to the methodology here
adopted, the digital controller of the EPP has been developed and tested off-line, without
even connecting it to the power converter, until its operational capability has been fully
assessed. Thanks to a reconfigurable controller module of the type [177] a discrete time
model of the grid interfacing stage of the EPP (including the full bridge, the output filter,
and the grid) has been implemented and connected to the EPP’s controller. This allows not
only to significantly accelerate the simulation with respect to a standard simulation per-
formed on a PC, but also to verify the functionality of the very same controller that will be
connected to the physical converter.
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Table 3.3: Characteristics of the chosen simulation platform (cRIO-9082)
Feature Parameter Value
Processor Model Intel Core i7-660UE
Processor Speed 1.33 to 2.4 GHz
Memory Nonvolatile 32 GB (min.)
System 2 GB (min.)
FPGA Model Spartan-6 LX150
# Slices 23038
# DSP48s 180
Network Network interface IEEE 802.3 Ethernet
Communication Port RS-232, RS-485/422, USB
VGA, CAN, MXI-Express
Peripherals Channel 4 AO, 16-bit, ±10 V, 100 kHz
8 Digital Input/Output (1)
(1) Specs of the used digital (NI 9401) and analog (NI 9263) modules.
The main features of the adopted RT simulation platform are listed in Table 3.3.
3.2.3 User Interface
The hardware/software integrated development environment (IDE) considered herein is
LabVIEW. In this environment, the interaction with the user or the developer is achieved
by means of front panels, which allow to organize the peripherals of the controller’s hard-
ware. When the FPGA program, called VI, is launched from the IDE, the corresponding
front panel is automatically displayed on the development PC, enabling the user to set con-
trols and view indicators. This allows the interaction with the FPGA VI at a typical rate of
several updates per second, which is adequate to the purpose of monitoring the application
during debugging, especially when real-time simulation is used. An even more flexible
interface can be set-up through the RT GPP on board the GPIC control device which, in
addition, provides a deterministic access to the FPGA application. More specifically, in
this case, access to controls and indicators is programmed by the user, employing ready to
use functions, and executed by the RT GPP. The RT GPP can be further programmed to
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Figure 3-4: Typical system configuration with user interface.
generate stimulus signals, to acquire the system response, and to present data to the user
(e.g., graphically via the front panel of its LabVIEW program). The communication be-
tween the development PC and the control board is provided by an Ethernet link, as shown
in Fig. 3-4. A zoomed in view of the PC interface is provided in Fig. 3-5, where the charac-
teristic graphical interface of the LabVIEW development environment and the appearance
of the software interface (upper-right) can be better appreciated.
3.3 Controller Development and Test Methodology
The control stack for the DERs-coupling EPP of Fig. 3-2 has been developed according to
the scheme of Fig. 3-3. As can be seen, basic low-level control functions are considered,
whose design procedures are well known and whose implementation is straightforward. To
complete the information conveyed by Fig. 3-3, symmetrical, centered pulse modulation
has been implemented, with an equivalent 12.4 bit resolution. A proportional-integral (PI)
current controller with a 2 kHz bandwidth and 60◦ phase margin has been used, together
with output voltage feed-forward at the modulator input, so as to guarantee acceptable
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rejection of disturbances at fundamental and lower order harmonic frequency. The param-
eters of the controller and of the hardware part shown in Fig. 3-2 are listed in Table 3.4.
Table 3.4: Inverter and PI current controller parameters
Parameter Symbol Value
Nominal input voltage VDC 400 V
Switching frequency fs 18 kHz
Filter inductance LPH 1.2 mH
Series inductor resistance rs,PH 50 mΩ
Output filter capacitance CPH 10 µF
Output filter inductance LF 45 µH
Current sense gain Ksense,i 375 mV/A
Voltage sense gain Ksense,v 17.25 mV/V
Rated power So 3 kVA
Crossover frequency fCR 2 kHz
Phase margin ΦM 60 ◦
Carrier amplitude ±Ar ±2777
A/D conversion delay ∆tAD 10 µs
PI calculation delay ∆tcalc 0.1 µs
The controller has been extensively tested in the three different ways that are described
in the following subsections; in all cases, the results of the same experiment are shown. The
experiment is represented by a step transition from 0 to 2 kW of injected real power, P, with
reactive power, Q, set to zero, followed by a second step change where the injected power
is transferred abruptly from the real (d) to the reactive (q) power axis. It is worth mention-
ing that DER-interfacing EPPs will hardly ever experiment such abrupt transients in real
life, but, as usual, demanding test conditions are better suited to highlight the achievable
performance levels. The considered grid parameters are listed in Table 3.5.
3.3.1 Simulink Model
As a first verification, the controller has been simulated on a PC, whose benchmarking
score for Matlab is: [0.22 0.23 0.20 0.25 0.84 1.07]. In order to do that, a model of the
system configuration that is shown in Fig. 3-2 has been developed. At the same time, the
different control blocks of Fig. 3-3 have been modeled with adequate detail, emulating
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Table 3.5: Grid parameters
Parameter Symbol Value
Branch resistance RLINE 1 Ω
Branch inductance LLINE 150 µH
Branch length lb 260 m
Nominal grid voltage VPCC 230 Vrms
Nominal grid frequency f0 50 Hz
fixed point arithmetic where applicable, control delays (due to ADC operation and PWM
update), and finite PWM resolution. The results are shown on Fig. 3-8(a). As can be seen,
the basic functionality of the controller has been assessed. However, this type of system
level simulation simply allows to verify the stability of regulators, the quality of steady
state operation and to estimate the achievable speed of response. None of the practical
issues related to the implementation of the controller can be effectively addressed at this
level. Indeed, encountering an unexpected dynamic behavior, or even instabilities, once the
simulation model is turned into a physical controller is a common experience.
3.3.2 Hardware-In-the-Loop Real-Time Simulation
To validate control and plant models, improve the quality of the simulation (by reducing its
execution time), and safely test the physical control hardware to be later deployed on the
DER-interfacing EPP, HIL real-time simulation is employed. This term indicates the direct
connection between a high performance computer, where a model of the controlled plant
is simulated, and the inverter control board, where all the algorithms described above run.
Thanks to a multichannel digital to analog converter (DAC) module, the computer is capa-
ble of generating high speed analog outputs, which are sampled by the controller as if they
were coming from the physical system. Therefore, controller operation is strictly real-time,
with no time dilation whatsoever. A graphical view of the HIL simulation organization is
given in Fig. 3-6.
There are several practical issues to solve before HIL simulations can be run, as also
pointed out in [178] and discussed in [179]. First, computationally efficient, numerical
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Figure 3-6: Connection between the high performance computer (cRIO) and the control hardware
(GPIC).
model of the controlled system has to be set-up. To this purpose, a set of network building
blocks have been developed, where the discrete time equivalent of the algebraic and differ-
ential equations for the fundamental electrical elements (e.g., resistor, capacitor, inductor)
have been formulated to be efficiently solved in an FPGA. As an example, the implemented
equation for a reactive element looks like:
x(k + 1) = x(k) + αu(k) (3.1)
where x represents the state variable, α represents the inverse of the value of the electrical
parameter (e.g., inductance L) multiplied by the integration step (e.g., ∆T
L
), and u is the
electrical dual of the considered state variable. The electrical topology of the system has
been set-up manually, applying Kirchhoff voltage and current laws. Finally, the full-bridge
converter switches have been modeled at the purely logic level, idealizing their physical
characteristics.
As a result, after compiling the code, the model of the plant runs on the FPGA chip
available within the adopted processor [177] and the set of differential equations that de-
scribes the system of Fig. 3-2 is numerically solved by a customized digital hardware. As
implied by (3.1), the integration method is the simple first order Euler, with integration step
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equal to Tsim = 100 ns. Fixed point arithmetic is also mandatory to preserve computational
efficiency, but, due to a 32 bit internal representation of variables, no rounding or truncation
effects have been detected.
The second issue to be solved is the generation of the analog signals feeding the con-
troller inputs. In the experiment a relatively slow DAC, featuring a sampling rate of
100 kSample/s, has been used so as to occupy a single output module and avoid possible
synchronization issues. This choice turned out to pose some limitation on the achievable
simulation quality. Indeed, the DAC update delay, together with input and output quan-
tization noises, affects the simulation stability, introducing an undesired numerical noise,
which is clearly visible on the waveforms presented in Fig. 3-8(b). Better results can be
achieved by adopting the provisions described in Sec. 3.4.
However, it is worth remarking that the purpose of RT simulations is to provide a sig-
nificant test for the controlling hardware. If the simulation artifacts do not impair controller
operation, they may be neglected; indeed, they will not be found in the experimental tests
[see Fig. 3-8(c)]. From this standpoint, HIL simulation allows to verify the complete func-
tionality of the controller in the considered application, practically confirming the results
of conventional numerical simulations.
3.3.3 Experimental Tests
The final step of the controller development is represented by experimental tests. To this
aim, the controller is connected to a 3 kVA VSI (see Table 3.4). The resulting experimental
set-up is shown in Fig. 3-7. As can be seen, the digital controller is bridging the lower level
inverter control functions and the higher level ones, required by the grid and hosted by a
remote PC, which is connected via an Ethernet cable. The test results are shown in Fig. 3-
8(c). Clearly, the power control loops behave exactly as expected. This result demonstrates
several achievements of the proposed control development methodology. In the first place,
it is possible to notice that local control is performed exactly as in a conventional DSP, or
FPGA, based organization. But here, the RT GPP on board the controller and the remote
PC supervising the grid are connected by Ethernet and exchange data without interfering
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Figure 3-7: View of the experimental testbed for DER-interfacing EPPs, comprising the platform
for HIL simulations, RCP, and the final experimental set-up. In particular: cRIO RT simulator
is employed as HIL platform running the model of the controlled plant; GPIC is the controller
supporting the RCP of the EPP’s controller; the microgrid switchboard allows to interface the EPP
to a grid emulator, low-voltage interconnection lines, and energy resources (PV sources, batteries,
fuel-cells); the development PC runs the IDE and allows to configure and supervise experiments.
with the low level control activities. Thanks to the RTOS, there is no practical limit to the
information that can be transferred between the two systems, a fundamental requirement to
safely operate a microgrid experiment (and possibly a real one). Finally, the proposed HIL
simulation methodology offers a reliable method to verify the functionality of the controller
before serious electrical power comes into play.
3.3.4 Extension to More Complex Scenarios
The considered control and HIL simulation platform can scale with the complexity of the
target case study thanks to its modularity. Depending on the final application, a vari-
able number of digital I/O lines (employed, for example, to generate or acquire PWM
signals) and a variable number of analog input or output channels (employed, for exam-
ple, to represent controlled analog quantities) can be available. The number of I/O digital
or analog channels can range from tens to hundreds. For what concerns real-time sim-
ulations, the computational burden in running plant or control technique models can be
distributed among various processor cores and FPGA modules operating in parallel and
managed through the same LabVIEW high-level graphical programming language and de-
velopment environment.
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Figure 3-8: Results of control stack test activity: a step reference change is applied successively
for the active power and the reactive power: (a) simulation in Matlab Simulink, (b) hardware in the
loop real-time simulation, and (c) experimental test measurements.
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The described development methodology and toolset have been adopted to more com-
plex cases, for example, to validate the algorithms proposed in [180] and in [181]. In [180]
the described approach is applied to implement a control strategy for microgrids with a
centralized controller. The control algorithm—whose principle of operation is described
in Sec. 4.2.2 whereas it is now referred just as an application case—is devised so that the
centralized controller commits distributed EPPs to generate the power requested by loads
in a way that is inversely proportional to loads-to-EPPs distances. Moreover, to the purpose
of taking into account inverters’ power limits, the so called β coefficients [180] are defined
to convey the information on the saturation level of inverters; in particular, βEPPx = 1 if the
power demand to EPPx is below its maximum power limit pmaxx . With the aim to test such
control algorithm, the code of the centralized controller has been developed and deployed
on a cRIO platform, and the behavior of beta coefficients has been recorded while varying
the maximum active power of two EPPs, namely pmax1 and p
max
2 , from 0 to 3 kW. The
obtained results have been logged and checked off-line; Fig. 3-9 displays a sample of the
results. The figure refers to the case in which a load of 23.5 Ω is connected between the two
EPPs, at a distance of 400 m from EPP1 and 700 m form EPP2. Thus, neglecting the volt-
age drop across interconnecting cables, in this situation the total power absorption is equal
to 2.25 kW and the ideal power sharing among EPP1 and EPP2 is 1.4 kW and 0.8 kW, re-
spectively. Indeed, Fig. 3-9 shows that EPP1 exits saturation when its maximum injectable
power pmax1 is nearly equal to the total load power, and EPP2 exits saturation when p
max
2
is approximately 0.8 kW. These results are in agreement with theoretical expectations,
discussed in [180].
3.4 Accuracy Improvements by Model Partitioning
As mentioned in Sec. 3.3.2, even if state-of-the-art hardware is adopted, obtaining accurate
simulation results requires some typical problems to be tackled. The first one is repre-
sented by the accurate generation of the analog output signals feeding the control board. In
principle, these need to be as close as possible to the ones that would be generated by the
physical plant, and, as such, characterized by negligible quantization noise and other arti-
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Figure 3-9: Test results from the application of the rapid prototyping approach to the microgrid
supervisor described in [180].
facts. In the first experiment discussed in Sec. 3.3.2, the DAC update frequency is limited
to 100 kHz. This resulted in a measurable update delay, clearly not taken into account in
the controller design. An estimation of worst case phase margin reduction determined by
such DAC delay is given by (3.2):
∆φ = −pi fCR
fDAC
180
pi
= 180
fCR
fDAC
, (3.2)
where fCR is the current controller crossover frequency and fDAC is the DAC update fre-
quency. Equation (3.2) assumes the plant model to be continuous time (it is actually dis-
crete time with 10 MHz sampling frequency) and expresses the phase rotation at the de-
sired crossover frequency according to a simple zero-order hold (ZOH) approximation of
the DAC. In our case, this turns out be equal to −3.6◦ . The phase rotation can be better
calculated numerically, exploiting (3.3), representing the complete transfer function of the
plant:
Ti0(s) =
VDC · ksense,iAr · e−s∆tctrl
sLPH +
1
sCPH
// (sLGRID +RGRID)
, (3.3)
where ∆tctrl is the sum of the AD conversion time (∆tAD), the PI regulator calculation
time (∆tcalc), given in Table 3.4, and the PWM modulation delay (∆tPWM ). Because the
proposed implementation adopts a double update PWM [103], the modulator delay can be
estimated to be equal to one half of the switching period (i.e., 1
2 fs
). Fig. 3-10 shows the
Bode plots of two discrete time versions of (3.3), both with and without the DAC delay,
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Figure 3-10: Bode plots of the open loop transfer functions Ti0 and T
(DA)
i0 .
giving in the former case a−2.5◦ additional phase rotation. The limited DAC resolution has
a much heavier impact on the current controller since, in the worst case, only 2 to 3 samples
are generated during the current ripple run-up (and run-down) phase, which determines a
relative error on the average current measurement, ∆Iphavg
Iphpk
, given by:
1
3
∆Iphpk2pk
Iphpk
≤ ∆Iphavg
Iphpk
≤ 1
2
∆Iphpk2pk
Iphpk
, (3.4)
where
∆Iphpk2pk
Iphpk
represents the relative peak to peak inductor current ripple, which, in our
inverter, occupies, at its maximum, about 16% of the ADC full scale range. As a result, the
worst case relative error on the average current turns out to be between about 6% and 8%, a
non-negligible disturbance at the modulation frequency. Both problems can be solved using
faster DACs. Indeed, by simulations it is possible to notice that if the ratio fCR
fDAC
is below
0.05 then negligible distortion can be obtained. As a first attempt to alleviate the problem,
the use of a dedicated output module has been considered for the generation of the inductor
current signal, allowing to achieve an update rate of 360 kSample/s, thus providing enough
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points per commutation period to make both the quantization noise and the update delay
less relevant.
On the model input side, care must be taken as well. Indeed, the organization of Fig. 3-
6 implies a reduction in the actual PWM resolution, as if a lower number of bits were used
to represent the duty-cycle. Indeed, although the simulation time step, Tsim = 100 ns, is
adequate to accurately compute the dynamics of the system’s state variables, it is signif-
icantly longer than the minimum voltage pulse duration at the PWM adopted resolution.
The number of lost bits can be expressed as:
nblost = log2 (fclk ·Tsim) = log2 (fs · (2Ar + 1) ·Tsim) , (3.5)
where fclk represents the digital PWM counter clock. Its explicit relation with switching
frequency and carrier amplitude is given in the right hand side of the equation. The lost
bits are partially recovered in the simulation, thanks to the dithering effect caused by the
asynchronous operation of the controller and the simulation platform. Decreasing the simu-
lation time step of the model, reaching the condition Tsim · fclk ≤ 1, it would be possible to
read the input gate signals with their full time resolution. However, from the implementa-
tion point of view, it is not practical to decrease the simulation time step of the whole model
to this extent, because this would limit the amount of computable equations and, therefore,
the size of the model. A more effective method to tackle the problem is by partitioning
the model, identifying those sections that really need to be simulated at shorter time steps.
This approach allows to manage both complexity and time constraints.
Specifically, in the considered case study, the phase inductorLPH is the only component
that is exposed to high speed signals, notably, the bridge voltage vINV . Therefore, only its
discrete model actually requires to be computed at a high rate. If this is done properly, it is
possible to achieve better accuracy, while keeping the execution rate of the remaining part
of the model at lower values. The remaining parts of the model experience signals that are
dominated by controller dynamics (limited to a few kHz) and, as a result, can be simulated
at a slower pace.
To highlight the benefit of partitioning, Fig. 3-11 displays the difference between two
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Figure 3-11: Differential increase between two successive samples of a filtered version of the
inverter output voltage vGRID.
successive samples of a low pass filtered version (with 100 Hz cut-off frequency) of the
inverter bridge instantaneous output voltage vB, for a gradual increase of the modulating
signal from −Ar to +Ar. It shows that, thanks to the smaller simulation step of the most
critical part of the plant model, it is possible to acquire the signal generated by the modu-
lator almost at its full resolution, that is, equal to VBUS/Ar ' 144 mV.
Fig. 3-13 represents the implementation of the described concept for the considered
simple case. The program is loaded on the FPGA unit of the cRIO-9082 (see Table 3.3);
the corresponding FPGA resource utilization is: Total Slices 8.1%, Slice Registers 2.3%,
Slice LTU 4.8%, DSP48 16.1%, Block RAM 0%. In Fig. 3-12(a), the measured results
from the corresponding partitioned model HIL RT simulation are shown.
In particular, the comparison proposed in Fig. 3-12, which refers to the measures from
the HIL RT simulation in Fig. 3-12(b), and the partitioned model HIL RT simulation in
Fig. 3-12(a), highlights the reduction in simulation artifacts.
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(a) Partitioned model real-time simulation
0.02 0.01 0 0.01 0.02 0.03 0.04 0.05 0.06 0.07400
200
0
200
400
Time (s)
20
10
0
10
20
(b) Real-time simulation
Figure 3-12: Reduction in the simulation artifacts by model partitioning. (a) Partitioned model
HIL RT simulation; (b) HIL RT simulation.
Figure 3-13: LabVIEW program of the controlled plant model (partitioned model)—Controlled
model computation time step: Tsim = 100 ns.
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3.5 Summary
The chapter describes the methodology and the set of hardware and software tools that
have been adopted to develop and experimentally validate all the solutions described in
this dissertation. The applied methodology makes use of rapid-control-prototyping (RCP)
and hardware-in-the-loop (HIL) technologies, besides, organizes the development phases
in three fundamental steps. The first step is to employ conventional computer simulations
to verify the design of controllers; the second step is to develop the designed controllers
by using rapid-control-prototyping platforms and to test the implementation by applying
hardware-in-the-loop simulations, which allows not only to validate the controllers in their
final form, but also to interface models or control techniques to realistic inputs or, even,
inputs from the field; the last step is to tune the behavior of the developed controllers while
operating in the final application. The platforms that have been chosen and studied to
perform RCP and HIL tests are described. The concepts are explained considering the de-
velopment of a digital controller for the inverter section of a DER-coupling EPP. The utility
interface converter described in Ch. 5, the current controllers described in Ch. 6, the mas-
ter/slave architecture with the power-based control described in Ch. 7 and finally verified
experimentally in Ch. 8 have been developed by applying the concepts described in this
chapter. The main advantages brought by the introduced method and hardware/software
toolset are i) to fully validate controllers before being connected to the real plant, ii) to have
an almost direct transition between the development phase and the final deployment, and iii)
to ease the management of complex set-ups by exploiting the flexibility given by the general
purpose integrated-development-environment and the rapid-control-prototyping platforms.
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Theoretical and Technical Background
This chapter outlines the theoretical background of the control techniques presented herein.
The problem of exploiting distributed energy resources in order to bring benefit to the dis-
tribution grid is addressed with the first aim of reducing the distribution loss. The distribu-
tion loss is a relevant figure to look at because it is directly linked to various performance
indices, such as, distribution efficiency, hosting capacity, uniformity of voltage profiles.
The following Sec. 4.1 formalizes the problem of distribution loss minimization and
describes how this problem can be tackled from three different points of view. Three cor-
responding control solutions are introduced in Sec. 4.2. The control algorithm presented in
Ch. 7, based on the results of this preliminary study, represents the progression of the inves-
tigation presented in [43, 44, 182], on the effective control of distributed energy resources
in low-voltage networks.
The theoretical discussion reported in Sec. 4.3 supports the master/slave architecture
presented in Ch. 5. This latter section defines a paradigm, for the control of distributed
energy resources, that makes use of conservative power terms to selectively compensate
power components flowing through the point of common coupling of a distribution net-
work. By exploiting accordingly the conservativeness of power terms, control approaches
can significantly reduce synchronization and information processing requirements, as
shown in the following chapters.
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4.1 Distribution Loss Minimization
Let’s consider a microgrid fed by the mains at the point of common coupling (PCC) and
let 0 indicate that node. From a mathematical point of view, the distribution network can
be modeled as a directed weighted graph G = (V , E , σ, τ) where V is the set of nodes (i.e.,
the buses of the electric grid), E is the set of edges representing the power lines (i.e., the
branches of the electric grid), and σ, τ : E → V are two functions such that edge e goes
from the source node σ(e) to the terminal node τ(e). The incidence matrix AG of graph G
is defined as:
[AG]ev =

−1 if v = σ(e)
1 if v = τ(e)
0 otherwise
. (4.1)
To each edge e ∈ E is associated a weight that corresponds to the value of the impendace
Ze of the electric line represented by e; specifically Ze = Re + jXe, where Re and Xe are,
respectively, the resistive and the inductive component of the electric line. Nodes in V are
passive, if they link-up loads, or active, if they link-up DGs.
Assuming a tree-shaped grid and excluding node 0, the number N of grid nodes co-
incides with the number of distribution paths (grid branches) and its associated incidence
matrixA, obtained fromAG by eliminating the column corresponding to node 0, is squared
and invertible. Assuming also, for simplicity, that the grid voltages and currents are purely
sinusoidal, they can be represented by phasors.1
Let ξ be the vector of branch currents phasors and i be the vector of absorbed node cur-
rents phasors (loads and DGs), the Kirchhoff’s equations at the grid nodes can be expressed
in the form:
i = ATξ . (4.2)
By inversion ofAT we obtain:
ξ =
Ä
AT
ä−1
i . (4.3)
1Given the generic sinusoidal quantities: x1, . . . , xi, . . . in the time domain; hereinafter a phasor is indi-
cated as xi, a vector [e.g., (x1, . . . , xi)
T ] is indicated as x. Accordingly, x indicate a vector of phasors.
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The distribution losses are generally expressed by:
ploss = ξ
∗Rξ , (4.4)
where symbol ∗ means conjugate transpose and R is the real part of branch impedance
matrix Z = diag (Z1, Z2, . . . , ZN). Owing to (4.3) the losses can also be expressed as a
function of the load currents by:
ploss = i
∗Bi , (4.5)
whereB = A−1R
Ä
A−1
äT
. Note that, by definition, matrixB is symmetrical and function
ploss is real.
The computation is more complex in case of meshed grids, where the incidence matrix
is not invertible. Even in this case, however, equation (4.5) holds and the optimum control
approach described hereafter remains valid [183].
In the following subsections, the problem of distribution loss minimization is analyzed
from three different perspectives. Firstly it is analyzed by considering the set of grid cur-
rent injections corresponding to the minimum distribution loss; then, looking at a particular
source, the locally optimum current injections are derived by means of the currents ab-
sorbed by nearby loads; the same local approach is finally adopted to find the voltage that
a particular source should impose to locally minimize the distribution loss. The reported
analysis set the basis to devise the control approaches described in Sec. 4.2.
4.1.1 Optimum Node Currents
Let ia be the currents fed by the DGs into active nodes and ip be the currents injected by
the loads at passive nodes. Equation (4.5) can be partitioned in the form:
ploss =
ï
i∗a i
∗
p
ò Ba,a Ba,p
Bp,a Bp,p

ia
ip
 = i∗aBa,a ia + 2< Äi∗aBa,p ipä+ i∗pBp,p ip . (4.6)
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Optimum DG currents result by computing the minimum of the multivariable function ploss,
which gives:
iopta = −B−1a,aBa,p ip . (4.7)
Equation (4.7) sets the theoretical basis for optimum control of DGs, because it gives the
optimum DG currents as a function of grid parameters and load demand. The approach can
be extended to entail also the boundaries set by the DG current limits and by the islanded
operation, which requires zeroing of the current at node 0. Note finally that (4.7) is sepa-
rately valid for the real and imaginary part of the currents, thus allowing the independent
control of active and reactive power.
The described approach aims at minimizing distribution losses by considering globally
the network. A local minimization, less demanding in terms of knowledge on network
parameters, can be pursued as well; from this standpoint, the control principles proposed
in [44, 184, 185] and outlined in the next two subsections have been devised.
4.1.2 Minimization of Local Distribution Losses
Fig. 4-1 shows a simplified single-phase representation of a homogeneous distribution path
(i.e., constant impedances per unit of length) connecting two neighbor active nodes A and
B and feeding loads connected to K nodes. Assuming that node voltages and currents are
sinusoidal, let’s refer to node voltage phasors vA and vB. Similarly, ξAB and ξBA represent
the phasors of the currents fed by nodes A and B into path A-B.
Let iLk , k ∈ {0, . . . , K}, be the current absorbed by the k-th load connected along path
A-B (here iL0 = 0), ∆k the distance between loads k and k + 1, and ξk the line current
flowing in branch ∆k. By defining:
ξ
k
= ξ
AB
−
k∑
`=0
iL` , (4.8)
the power loss in path A-B can be written as:
ploss =
K∑
k=0
r∆k
∣∣∣ξ
k
∣∣∣2 = r K∑
k=0
∆k
Ä
ξ
AB
− iΣk
ä Ä
ξ
AB
− iΣk
ä∗
, (4.9)
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Figure 4-1: Representation of distribution line between two active nodes A and B.
where r is the resistance per unit of length of the distribution line and iΣk represents the
summation in (4.8). By differentiating (4.9) with respect to the real and imaginary part of
the injected current ξ
AB
= ξR
AB
+ jξI
AB
and setting the derivative to zero it is possible to
obtain the optimum value of injected current ξopt
AB
to minimize the power dissipated along
the distribution lines:

∂ ploss
∂ξR
AB
= 2r
∑K
k=0 ∆k
Ä
ξR
AB
− iRΣk
ä
= 0 ⇒ ξR
AB
∑K
k=0 ∆k =
∑K
k=0 ∆k i
R
Σk
∂ ploss
∂ξI
AB
= 2r
∑K
k=0 ∆k
Ä
ξI
AB
− iIΣk
ä
= 0 ⇒ ξI
AB
∑K
k=0 ∆k =
∑K
k=0 ∆k i
I
Σk
; (4.10)
therefore, the value of ξ
AB
that brings to the minimum distribution loss is:
ξopt
AB
=
1
dAB
K∑
k=0
∆k iΣk =
1
dAB
K∑
k=0
iLk dBk , (4.11)
where dAB is the path length, and dAk and dBk are the distances between load k and node
A and B, respectively. (The the last equivalence of (4.11) can be derived by inspection.)
Correspondingly, since ξ
AB
+ξ
BA
=
∑K
k=0 iLk, currents ξAB and ξBA take the following
optimum values: 
ξopt
AB
=
1
dAB
K∑
k=0
iLk dBk
ξopt
BA
=
1
dAB
K∑
k=0
iLk dAk
. (4.12)
Equation (4.12) shows that the optimum currents demanded to the active nodes depend only
on the load distribution along path A-B.
If optimum currents (4.12) are applied, then vA = vB. Indeed, if vA 6= vB, a circulation
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current appears and the currents fed by nodes A and B become:

ξ
AB
= ξopt
AB
+
vA − vB
z dAB
= ξopt
AB
+ ξcirc
AB
ξ
BA
= ξopt
BA
+
vB − vA
z dAB
= ξopt
BA
+ ξcirc
BA
(4.13)
Equation (4.9) can be rewritten to highlight the effect of circulating current ξcirc on power
loss ploss, namely:
ploss = r
K∑
k=1
∆k
Ä
ξ
AB
− iΣk
ä Ä
ξ
AB
− iΣk
ä∗
=
= r
∑
∆k
Ä
ξ
AB
ξ∗
AB
− 2< Äξ∗
AB
iΣk
ä
+ iΣk i
∗
Σk
ä
=
= r dAB ξAB ξ
∗
AB
− 2r<
(
ξ∗
AB
K∑
k=0
∆kiΣk
)
+ r
K∑
k=0
∆k |iΣk|2 =
= r dAB ξABξ
∗
AB
− 2 r dAB<
Ä
ξ∗
AB
ξopt
AB
ä
+ r
K∑
k=0
∆k |iΣk|2 ,
(4.14)
by substituting ξ
AB
= ξopt
AB
+ ξcirc
AB
the following expression can be obtained:
ploss = r dAB
Ä
ξopt
AB
+ ξcirc
AB
ä Ä
ξopt
AB
+ ξcirc
AB
ä∗
+
− 2 r dAB <
ÄÄ
ξopt
AB
+ ξcirc
AB
ä∗
ξopt
AB
ä
+ r
K∑
k=0
∆k |iΣk|2 =
= r
(
K∑
k=0
∆k |iΣk|2 − dAB
∣∣∣ξopt
AB
∣∣∣2 + dAB ∣∣∣ξcircAB∣∣∣2
)
= poptloss + r dAB
∣∣∣ξcirc
AB
∣∣∣2 ,
(4.15)
where poptloss represents the minimum value of the total power dissipation in feeding loads
iLk, k = 1, . . . , K. From (4.15), the power loss in path A-B may also be expressed in the
simple form:
ploss = p
opt
loss +RAB
∣∣∣∣∣vA − vBZAB
∣∣∣∣∣
2
, (4.16)
where ZAB = RAB + jXAB is the line impedance of path A-B.
The first addendum of (4.16) corresponds to the minimum distribution losses, which
occurs in the optimum condition (4.12) and depends only on the load currents and their
distribution along path A-B. The second addendum pertains to the circulation currents and
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Figure 4-2: Representation of a grid section converging in an active node (N ).
depends on the voltage difference between nodes A and B. Equation (4.16) indicates that
the minimum distribution losses occur when vA = vB and the circulation current vanishes.
4.1.3 Locally Optimal Node Voltages
Consider now a radial section of a microgrid, sketched in Fig. 4-2, where active node N
links to surrounding active nodes N1, . . . , NK through distribution paths L1, . . . , LK .
Let vN be the voltage phasor of node N , vk (k = 1, . . . , K) those of surrounding
nodes, and iN the current injected at node N by a local DG. Current iN is equal to the sum
of all terms corresponding to paths L1, . . . , LK and, on the light of (4.13), it can be written
as:
iN =
K∑
k=1
ξ
Nk
=
K∑
k=1
ξopt
Nk︸ ︷︷ ︸
ioptN
+
K∑
k=1
vN − vk
Zk︸ ︷︷ ︸
icircN
= ioptN + i
circ
N , (4.17)
where Zk = Rk+jXk are the path impedances. Optimum current i
opt
N depends on the loads
distribution along paths L1, . . . , LK , according to (4.12), while total circulation current
icircN depends on the voltage differences between node N and the surrounding nodes. By
extending (4.16), the total distribution loss in paths L1, . . . , LK can be derived in the form:
ptotloss =
K∑
k=1
poptk,loss +
K∑
k=1
Rk
|vN − vk|
Z2k
. (4.18)
This local distribution loss is minimized if voltage vN takes the value:
voptN =
∑K
k=1
Rk
Z2
k
vk∑K
k=1
Rk
Z2
k
. (4.19)
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If all distribution paths L1, . . . , LN have the same impedance per unit of length, equation
(4.19) simplifies in the form:
voptN =
∑K
k=1
vk
dk∑K
k=1
1
dk
(4.20)
where dk are the length of paths L1, . . . , LK .
Equations (4.19)-(4.20) give the value of node voltage vN which minimizes the local
distribution loss, setting therefore the basis for quasi-optimum control. In fact, each DG
can compute its voltage reference by (4.19)-(4.20), provided that the parameters of dis-
tribution paths are given and that the surrounding node voltages are known by infra-node
communication.
From the point of view of controlling the power injection of power sources, as compared
to the approaches presented in Sec. 4.1.1 and Sec. 4.1.2, this method has some advantages:
• it requires only local knowledge of network topology and parameters; in a first ap-
proximation, controlling an active node requires only to know the neighbor nodes
and their distance.
• it fits well with distributed control, since each active node performs independently
and needs to communicate only with neighbor nodes.
By recalling (4.11), note also that minimizing the local distribution losses means that
each load is fed by the power sources nearby. Thus, quasi-optimum control behaves simi-
larly to optimum control, and local voltage stabilization is ensured also in this case.
4.2 Control Approaches
The approaches to distribution loss minimization described in the previous section can be
employed to devise control techniques for electronics power converters connected to the
distribution grids. These, described in more detail in [181], are outlined in the following
subsections.
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4.2.1 Optimum Current Control
Equation (4.7) can be directly employed to control DGs in order to attain the minimum
distirbution loss. As previously shown, distribution losses are minimized when the loads
are fed by neighboring power sources, so that the active and reactive current flow across the
distribution lines reduces and the voltage drops on the line impedances reduce too. Besides,
from the application point of view, it is worth noting the following facts.
• Applying the optimum control technique expressed by (4.7) requires a full knowl-
edge on the microgrid, including topology, cables, loads, and generators, which is
reasonable for medium-voltage distribution grids but may be difficult for low-voltage
residential grids.
• The optimum control approach is well suited if all data are managed by a central con-
trol hub, while it is difficult to apply in presence of a distributed control environment,
which is typical of smart microgrids.
• The DG active currents are usually constrained by the power available from local
energy resources. However, optimum control can profitably be applied to reactive
currents, which are only limited by the VA ratings of DGs.
For these peculiarities, the optimum control performance can be effectively regarded as a
benchmark for any other control technique, whereas it poses some challenging issues from
the point of view of the implementation, as shown in [183].
4.2.2 Distance-Based Control
Control approaches like the one referred to in the previous subsection, taking into account
grid topology, with its parameters, and connection configurations, can bring to the optimal
sharing of the power needs, but require a complete knowledge of the controlled system and
involve onerous computations. Instead, on the basis of result (4.12), a control approach
aiming at minimizing the distribution loss while avoiding overloading of DGs can be de-
vised from a simplified and intuitive perspective.
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Indeed, (4.12) indicates that the distribution losses tend to decrease if each DG feeds the
active and reactive power demanded by the loads nearby. A control method can therefore
be devised in which the loads split their power demand among the different sources in
inverse proportion of the distance. Such an approach, which only requires the knowledge
of node-to-node distances, may be applied in both tree-shaped and meshed grids and leads
to an operating condition very close to optimum [180]. Clearly, from the point of view
of the implementation, a bidirectional communication link is needed between loads and
generators.
This kind of distributed control, which shares a load among its neighboring sources in
inverse proportion of the distance, is called distance-based criterion. Its basic principle of
operation is now briefly described.
Distance-Based Criterion
Let a˙l be the complex power absorbed at passive grid node l (l ∈ {1, . . . , L}) and be the
complex power fed by the DG at the active node n (n ∈ {1, . . . , N} ):
a˙l = pl + jql , (4.21)
a˙n = pn + jqn . (4.22)
In a first instance, the control system shares the power demand a˙l of each passive node
among all active nodes (including the utility at PCC) in inverse proportion of their distances
dnl from node l. Accordingly, the complex power a˙
n
l requested from passive node l to active
node n is:
a˙nl = a˙l
1
dnl
(
N∑
n=1
1
dnl
)−1
, (4.23)
therefore, each active node n receives L power requests by the loads connected at passive
nodes, for a total amount:
a˙n =
L∑
l=1
a˙nl . (4.24)
Note that, in order to implement control algorithms (4.23)-(4.24), the knowledge of
node-to-node distances is required. While the meaning of node-to-node distance is clear
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and unique in tree-shaped networks, it may be ambiguous in meshed grids, where multiple
paths can connect any pair of nodes. In practice, this ambiguity can be overcome by defin-
ing the node-to-node distance as the length of the shortest path connecting two nodes. By
the way, this information may be obtained, for example, by using PLC ranging techniques
based on time of arrival measurements [185, 186].
In [180] the sharing criteria described by (4.23)-(4.24) is enhanced to automatically take
into account the finite power availability from distributed sources. In particular, this latter
formulation of the algorithm allows to redistribute the exceeding power demand—with
respect to the local power availability—to a particular source among other non-saturating
sources. Further details concerning the description, analysis, and experimental verification
of the distance-based control algorithm are reported in [180].
4.2.3 Surround Control
The surround control is a control algorithm that exploits (4.19)-(4.20) to define the be-
haviour of distributed sources. Its implementation may be supported by the token ring
technique, in order to avoid detrimental interactions among sources. With this control
technique, at each iteration of the surround control algorithm one particular source, cho-
sen according to predefined priority criteria, is enabled while all the other sources are in a
hold state, meaning that their control references are not varied. The source that is enabled
acquires the phasors of the node voltages measured by the neighboring active nodes, and
then computes the new locally optimal node voltage by using (4.19), or (4.20), and its new
control reference. The actual control reference may be the calculated optimal voltage itself,
or the power injection that corresponds to the desired optimum voltage, given the The´venin
equivalent seen at the output terminals of the particular source.
In order to implement the surround control, first of all, it is necessary to identify the
active nodes in the microgrid. In residential settlements, active nodes physically coincide
with the power meters of each prosumer (customer equipped with energy sources or energy
storage capability). Furthermore, the following assumptions should be verified:
1. active nodes are capable of narrowband communication (e.g., by Power-Line Com-
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munication protocols);
2. the communication infrastructure ensures the needed accuracy and security of data,
and sufficient bandwidth to allow synchronization of voltage and current phasors;
3. the map of active nodes and their distances is updated at the time of installation of
each new active node (given the distribution grid layout), or is dynamically adjusted
by ranging techniques.
Correspondingly, each active node cyclically addresses an inquiry to neighbor active nodes,
which return their voltage and/or current phasors. The local controller then computes the
voltage reference, as described above, and commits this reference to the DG.
4.3 Power Control of Distributed Energy Resources
The approaches described in the preceding paragraphs (i.e., optimum node currents, sur-
round, distance-based approach) pursue the objective of feeding the load within a portion
of distribution network by involving distributed resources so that the distribution loss is
minimized. To this aim these approaches rely on distribution network models or complex
measurement devices, which may not always be available, especially in low-voltage grids.
Instead, a paradigm to selectively meet requirements given at the PCC of a distribution net-
work without posing any exacting assumption is considered in this section. By this method,
power needs are computed centrally and shared among the distributed resources in a pre-
defined manner by means of instantaneous power commands. As shown in the succeeding
chapters, this paradigm set the basis for the development of effective model-free control
techniques.
In principle, a synergy in controlling the DGs by means of instantaneous power com-
mands is possible only if power commands are additive, which means that they must refer
to conservative power terms. For this reason, the instantaneous power terms defined by the
Conservative Power Theory (CPT) [8] are considered herein and introduced in the follow-
ing.
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4.3.1 CPT Elemental Quantities
According to the CPT, for a generic W -phase network, the following instantaneous power
quantities are defined:
p˜(t) = v · i(t) =
W∑
w=1
vw(t) iw(t) (4.25)
q˜(t) = ωf Ûv · i(t) = ωf W∑
w=1
vw(t) iw(t) (4.26)
where v and i are the vectors of instantaneous phase voltages (vw) and currents (iw) mea-
sured at a generic network port, Ûv is the vector of unbiased voltage integrals (i.e., voltage
integrals without DC component), ωf is the fundamental angular line frequency, and sym-
bol · means dot product. Note that computation of (4.25) and (4.26) requires integration
over a line period (Tf = 2pi/ωf ) to eliminate DC terms; thus the unbiased voltage integralsÛv filling the vector Ûv are low-pass filtered variables.
The average values p and q of the above quantities are the active and reactive powers,
defined by:
p(t) = 〈v, i〉(t) = 1
Tf
W∑
w=1
∫ t
t−Tf
vw(τ) iw(τ) dτ (4.27)
q(t) = ωf〈Ûv, i〉(t) = ωf
Tf
W∑
w=1
∫ t
t−Tf
Ûvw(τ) iw(τ) dτ (4.28)
where 〈 · , · 〉 represents the mean value of the dot product.
4.3.2 Current and Power Decomposition
For a three-phase system under stationary operation the phase currents can be split into
fundamental (f ) and harmonic, or distortion, (d) terms. Further, the fundamental and har-
monic terms can be split in positive-sequence (p), negative-sequence (n), and homo-polar,
or zero-sequence, (h) components, namely:
i = if + id = if,p + if,n + if,h +
+∞∑
k=2
Ä
ik,p + ik,n + ik,h
ä
, (4.29)
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where k indicates the harmonic order. It is easy to show that all current terms in (4.29)
obey independently to the Kirchhoff’s Law applied to a generic node of the three-phase
distribution network. In fact, harmonic terms cannot instantaneously balance the funda-
mental ones and, similarly, components of different sequences cannot balance with each
other. Thus the Tellegen’s theorem applies, which means that it is possible to further split
quantities p˜ and q˜, defined by (4.25) and (4.26), into conservative power terms related to
sequence and harmonic components, that is:
p˜ =
+∞∑
k=1
Ä
v · ik,p + v · ik,n + v · ik,hä = p˜f,p+p˜f,n+p˜f,h++∞∑
k=2
Ä
p˜k,p + p˜k,n + p˜k,h
ä
, (4.30)
q˜ =
+∞∑
k=1
ÄÛv · ik,p + Ûv · ik,n + Ûv · ik,hä = q˜f,p+ q˜f,n+ q˜f,h++∞∑
k=2
Ä
q˜k,p + q˜k,n + q˜k,h
ä
. (4.31)
Decomposition (4.30) and (4.31) associate each current component to a conservative power
and energy term and sets the basis for distributed approaches to the compensation of load
unbalance, harmonics, and reactive power. In fact, the load unbalance seen at a generic port
of a radial distribution system (e.g., at PCC) is compensated if the fundamental negative-
sequence currents absorbed at that port is eliminated. This, in turn, can be achieved by
instructing the downstream EPPs to feed the opposite of active power p˜f,n and reactive
power q˜f,n measured at the port. Similarly, to mitigate distortion, DGs may be committed
to feed the opposite of power terms p˜d and q˜d.
Note finally that the average value qp of instantaneous reactive power q˜p coincides with
usual reactive power definition, which is associated to positive-sequence fundamental cur-
rents only. Thus, compensating for instantaneous quantity q˜p causes the reactive power to
vanish.
The advantage of driving the DGs by power commands, instead of current commands,
is that power terms (4.30) and (4.31) are not affected by voltage and phase shift caused
by transformers. Instead, they can be affected by the power loss and energy storage in
line impedances. This phenomenon is marginal at fundamental frequency, but becomes
increasingly relevant at higher frequencies, thus significantly reducing the effectiveness of
the above compensation approach beyond few hundred Hz.
86
CHAPTER 4. THEORETICAL AND TECHNICAL BACKGROUND
4.3.3 Compensation Based on Instantaneous Power Terms
In order to generate the power commands for distributed DGs, the central controller pro-
cesses the voltage and current data measured at PCC (vPCC , iPCC), or at any other node
requiring compensation. Let irmsPCC be the collective rms value of the currents at PCC, de-
fined by:
irmsPCC(t) =
Ã
W∑
w=1
irms 2PCC,w(t) =
Ã
W∑
w=1
1
Tf
∫ t
t−Tf
i2PCC,w(τ) dτ . (4.32)
Since sequence and harmonic terms are orthogonal to each other, term iPCC can be split as:
irmsPCC =
√
irms f,p 2PCC + i
rms f,n 2
PCC + i
rms f,h 2
PCC + i
rms d 2
PCC . (4.33)
Correspondingly, the apparent power aPCC can be decomposed as:
aPCC = v
rms
PCCi
rms
PCC =
»
p2PCC + q
2
PCC + n
2
PCC + h
2
PCC + d
2
PCC , (4.34)
where, by indicating with φp the phase shift of positive-sequence currents, the power terms
in (4.34) are defined as:
pPCC = v
rms
PCC i
rms f,p
PCC cosφ
p active power (4.35)
qPCC = v
rms
PCC i
rms f,p
PCC sinφ
p reactive power (4.36)
nPCC = v
rms
PCC i
rms f,n
PCC sinφ
p unbalance power (4.37)
hPCC = v
rms
PCC i
rms f,h
PCC sinφ
p homo-polar power (4.38)
dPCC = v
rms
PCC i
rms f,d
PCC sinφ
p distortion power (4.39)
Given power terms (4.35)-(4.39), the central controller defines the goal of compensation,
namely, the relative amounts γq, γn, and γd of, respectively, reactive, unbalance, and distor-
tion power to be eliminated. The instantaneous compensation power commands are then
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generated as:
p˜∗comp = −vf,pPCC ·
Ä
γn i
f,n
PCC + γd i
d
PCC
ä
, (4.40)
q˜∗comp = −ωf Ûvf,pPCC · Äγq if,pPCC + γn if,nPCC + γd idPCCä . (4.41)
Observe that in (4.40)-(4.41) only the fundamental positive-sequence voltages are con-
sidered. This is because DGs cannot compensate for the voltage asymmetry and distor-
tion which are inherent to the mains, but only for those generated by the loads fed by
the distribution grid. To depurate the effects of the source non-ideality, power commands
(4.40)-(4.41) are created by considering only the fundamental positive-sequence voltages
measured at PCC vpPCC in place of total voltages vPCC . This avoids the risk to gener-
ate instabilities by trying to compensate voltage components which are outside our control
capability.
Power commands (4.40)-(4.41) are then shared among EPPs depending on their power
capability and distance from the loads requiring compensation. In this way, the compen-
sation duty is primarily demanded to the EPPs that are closer to the disturbing loads, thus
minimizing any useless power flow in the distribution lines and eventually improving the
distribution efficiency.
In the following homo-polar power terms are disregarded. In fact, zero-sequence volt-
ages at PCC are usually negligible. Moreover, homo-polar currents are often eliminated by
MV/LV transformers and can be compensated only on a local basis.
4.3.4 Actual Power Commands Generation
In order to properly instruct the distributed EPPs for selective compensation, the central
controller processes separately the positive- and negative-sequence power terms for each
current harmonics. As shown before, in fact, these power terms are independent from
each other and convey the information needed to selectively compensate the corresponding
harmonic sequence components.
Let a be the positive-sequence operator, a∗ the negative-sequence operator (i.e., the
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complex conjugate of a), 1 the unity vector (homo-polar operator), defined by:
a =

1
e−j
2pi
3
e+j
2pi
3
 , a∗ =

1
e+j
2pi
3
e−j
2pi
3
 , 1 =

1
1
1
 . (4.42)
Assuming that all DGs share the same time reference, let’s define the rotating reference
vector r˙k at the k-th harmonic as:
r˙k = ej k ωf t = cos kωf t+ j sin kωf t . (4.43)
Any set of three-phase variables xn, measured at generic grid node n, can therefore be
represented by the phasors of its harmonic sequence components (whose amplitude is the
rms value), defined by:
xk,pn =
√
2
3
〈xn, a · r˙k〉 , (4.44)
xk,nn =
√
2
3
〈xn, a∗ · r˙k〉 , (4.45)
xk,hn =
√
2
3
〈xn,1 · r˙k〉 . (4.46)
In applying (4.44)-(4.46), recall that the scalar product of two complex vectors equals the
first vector times the complex conjugate of the second vector.
Conversely, given the phasors of the harmonic sequence components, the variables in
the time domain can be obtained by applying the inverse relations (symbol R means real
part):
xk,pn = R
Ä√
2xk,pn · a · r˙k
ä
(4.47)
xk,nn = R
Ä√
2xk,nn · a∗ · r˙k
ä
(4.48)
xk,hn = R
Ä√
2xk,hn ·1 · r˙k
ä
(4.49)
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4.3.5 Harmonic Sequence Compensation Commands
Based on previous definitions, the central controller determines by (4.44)-(4.46) the posi-
tive and negative sequence components of every (k-th) harmonic term of the currents mea-
sured at PCC, including the fundamental, as:
ik,pPCC =
√
2
3
〈iPCC , a · r˙k〉, ik,nPCC =
√
2
3
〈iPCC , a∗ · r˙k〉 . (4.50)
As said before, the homo-polar terms are neglected. Similarly, the fundamental positive-
sequence phasor of the voltages at PCC is determined as:
vf,pPCC =
√
2
3
〈vPCC , a · r˙f〉 = vrms f,pPCC ejφ
f,p
PCC . (4.51)
To compensate for the power terms a˙k,pn and a˙
k,n
n assigned by the central controller, the DG
must provide the current terms:
if,pn =
(
−a
k,p
n
vk,pn
)∗
, if,nn =
(
−a
k,n
n
vk,nn
)∗
. (4.52)
The DG current references irefn are finally obtained by converting (4.52) in the time domain,
namely:
irefn =
K∑
k=1
Ä
iref k,pn + i
ref k,n
n
ä
=
K∑
k=1
√
2R
ÄÄ
ik,pn a+ i
k,n
n a
∗ä r˙kä , (4.53)
where K is the order of the highest harmonic to be compensated. These current references
are executed by the DG according to usual current control techniques.
In general, compensation of distortion power is less effective for high-frequency har-
monics. In fact the line impedances increase with frequency, causing higher voltage drops
which affect control accuracy. For this reason, the proposed control method is applicable
only to compensate for harmonic distortion in the lower frequency range (few hundred Hz).
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4.4 Summary
The chapter lays out the theoretical considerations at the basis of the work presented in
the following chapters. The issue of distribution loss minimization is analyzed from both
a global and local perspective. Three control techniques applicable to smart microgrids
are discussed, highlighting the main advantages and disadvantages of specific approaches.
Optimum and quasi-optimum control approaches are described, which attain maximally ef-
ficient operating regimes, but require knowledge on grid topology and parameters, or relies
on critical measurements. The distance-based control has been proposed to relax these re-
quirements while retaining beneficial effects on distribution efficiency. The distance-based
control uses conservative power quantities, which can be univocally interpreted by units
that are geographically distributed, for both measure the loading condition of the microgrid
and to commit control signals to DGs. Though, in general, local constraints (e.g., inverter
saturation) are difficult to fit in the control scheme and, in addition, none of the approaches
is totally independent of critical information.
In the final part of the chapter, a paradigm for the control of DGs based only on power
quantities is introduced, which enables control approaches not to rely on microgrid’s mod-
els nor on strict synchronization on measurement or control processes.
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Chapter 5
Low-Voltage Microgrid Architecture
This chapter introduces the microgrid architecture that is proposed to coordinate the oper-
ation of distributed resources in low-voltage grids. The aim of the architecture is to enable
low-voltage grids to efficiently support the functionalities that characterize smart micro-
grids, such as, high distribution efficiency, demand response, islanded operation, improved
power quality at PCC.
The first part of the chapter describes the master/slave architecture with its constituting
components. A general control framework for the control of distributed energy resources
based on the power control paradigm defined in Sec. 4.3 is proposed to be applied to the
master/slave architecture. In the second part of the chapter, the utility interface, which
plays a key role for the microgrid while operating islanded from the mains, is presented
and analyzed.
5.1 Master/Slave Architecture
The microgrid scenario considered herein concerns low-voltage networks with high pene-
tration of DERs. The microgrid structure proposed to efficiently use the available resources
is outlined in Fig. 5-1. There, DERs are interfaced to the distribution network by means of
so called energy gateways, and the microgrid is interfaced to the utility by means of a utility
interface; an information and communication technology (ICT) infrastructure that links the
resources is assumed to be available for slow-speed data collection and data exchange.
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The microgrid architecture proposed to manage the delineated scenario is shown in
Fig. 5-2. The figure highlights the two layers composing the microgrid architecture: the
electrical layer and the cybernetic layer. The electrical layer represents the electrical in-
frastructure, which comprises, in particular, the mains, the distributed energy resources,
and the electrical distribution network. The cybernetic layer represents the ICT infrastruc-
ture needed for the monitoring and control of the electrical layer, and comprises the sensors,
the computation units, and the communication modules and links.
The main devices constituting the architecture are described in detail in the following.
• Utility Interface (UI). The UI is an electronic power processor equipped with en-
ergy storage and connected at the point of common coupling (PCC) of the microgrid
with the utility. In grid-connected mode, the UI performs as a voltage-driven voltage
support source synchronized with the mains, while in islanded mode it becomes the
voltage-forming device for the whole microgrid (see Sec. 2.3.1). The UI constitutes
by itself a controllable energy resource that can be employed to improve the micro-
grid behavior seen by the mains. To that purpose, the local control unit of the UI may
interact with other intelligent devices via the cybernetic layer.
• Energy Gateway (EG). An EG is a distributed energy resource that can be controlled
to contribute to microgrid power needs. In addition to the energy resource, which can
be a combination of renewable sources and storage devices, an EG is equipped with
a local control unit (LCU) and an electronic power processor (EPP). Its structure can
be the one represented in Fig. 3-1. The local control unit collects all the quantities
needed to determine the state of the local resources and generates the reference set-
point of the power to be injected to the grid. The references calculated by the local
control unit are then actuated by the EPP, which electrically interfaces the energy
resources to the grid. The EG interacts through the EPP with the electrical layer, and
through the local control unit with the cybernetic layer. A node connecting an EG to
the grid is referred to as an active node.
• Passive nodes. The remaining nodes that host passive devices, namely, link-up loads
only, are referred to as passive nodes. Though not necessarily endowed with any
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particular kind of intelligent measurement or control device, passive nodes may be
equipped with smart meters (SM) performing local measurements and handling one-
way communication to a centralized microgrid controller.
In the cybernetic layer displayed in Fig. 5-2, a master/slave control is considered to
supervise the operation of the controllable devices introduced above, namely, the UI and
the EGs. It is assumed that the microgrid’s master controller (MC) is deployed in the UI,
whereas the EGs, which are geographically distributed, play the role of the slave agents.
The master unit (i.e., the MC) can communicate with the slave units (i.e., the EGs) via a
communication channel (e.g., via power-line communication).1
5.1.1 General Control Principle
In the proposed microgrid architecture it is assumed that the UI permanently performs as a
voltage source while EGs are driven as current sources. In grid-connected operation the UI
behaves as grid-supporting voltage source and can implement ancillary control functions
(e.g., management of UI’s energy storage, compensation of residual load unbalance and
distortion). Since the power balance is ensured by the mains, the local control needs may
prevail, and each active node makes available only its residual power and energy capacity
for microgrid control. In spite of this limitation, the power flow from EGs can be adjusted
by the MC to meet global needs (e.g., grid voltage stabilization, power loss minimization,
peak power shaving, demand response, day-ahead planning, low-voltage ride through).
A different scenario occurs in islanded operation, during transitions from on-grid to off-
grid, and under black start. In these cases, the UI acts as grid-forming voltage source, and
the MC manages the entire energy reserve of the microgrid to ensure power balance. The
EGs keep behaving as current sources, but the whole energy generated and stored locally is
made available to sustain microgrid operation. The EGs can also be driven to a controlled
overload condition to meet temporary energy constraints.
In all cases the distributed units cooperate to fulfill microgrid’s needs. However, while
1A detailed investigation about the feasibility of such approaches in terms of the performance required to
the communication channel is provided by Angioni et al. in [187], referring to, specifically, the Long-Term
Evolution (LTE) technology.
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in grid-connected operation local requirements may prevail, in any other operating condi-
tion the microgrid needs are given higher priority. This change of priority does not require
modification of control algorithms; it is simply determined by the MC, which knows the
overall power capacity of DERs, by properly assigning power commands to EGs.
5.1.2 General Control Structure
A general structure of the control algorithm is defined as follows. At the beginning of
each control period T (lasting few line cycles) the MC in the UI polls all the nodes of
the microgrid. The active nodes return the values of active and reactive power which are
available for microgrid control, while passive nodes may return their active and reactive
power consumption. More in detail, the data packet sent by the n-th EG to MC includes:
1. the power rating of the grid-tied electronic power processor (an);
2. the active and reactive power (pn, qn) exchanged with the grid;
3. the active and reactive power (pl, ql) absorbed by local loads;
4. the estimated active power pˆn generated by local power sources;
5. the estimated maximum additional energy that can be stored in the ES unit (eˆinS,n) and
maximum energy that can be extracted from the ES unit (eˆoutS,n);
6. the estimated upper and lower limit (pˆminn , pˆ
max
n ) of the active power deliverable by
the EG, including ES power limits (pˆinSn, pˆ
out
Sn ), local constraints on admissible power
injection at the node, other needs that are specific to the particular node.
The same data structure can be used for passive nodes, by disregarding the fields related
to power generation. Fig. 5-3 represents schematically the generic structure of an EG and
reports all the relevant parameters; management algorithms may use all, or a subset of,
these parameters for control purposes.
After collecting data from all the nodes, the MC can compute a set of quantities defin-
ing the power and energy state of the microgrid. The MC then executes a control algorithm
that depends on the operating mode (grid-connected or islanded) and the relative amount
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of generated and absorbed power. To that purpose, the MC computes the total power con-
sumed (pl,tot) and the range of power that can be generated (pˆl,tot, pˆminl,tot, pˆ
max
l,tot) within the
microgrid as:
pl,tot =
L∑
l=1
pl , pˆn,tot =
N∑
n=1
pˆn , pˆ
min
n,tot =
N∑
n=1
pˆminn , pˆ
max
n,tot =
N∑
n=1
pˆmaxn . (5.1)
and identify the most appropriate control action to be demanded to EGs. The following
cases are identified.
Grid-connected operation
In this case, power control is non-critical since the mains ensure the power balance. Thus
the LCUs of EGs can choose the power to deliver, their actual choice being dependent on
the kind of local power source and energy needs. In fact, renewable energy sources (e.g.,
wind or PV) should be fully exploited, while cost/benefit issues can drive the choice for
other types of sources (e.g., small hydro, fuel-cells, gas turbines). In any case, EGs can
feed reactive power to support loads demand, so that to reduce distribution losses, improve
node voltage stability, and increase the power factor at PCC. By request of the MC, EGs can
also adjust their active power flow. This can be done to meet special needs of the microgrid
(e.g., voltage support, thermal limitation in feeders, intentional islanding conditions), or to
respond to requests from the utility (e.g., demand-response).
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Islanded Operation
In this case the power balance must be ensured within the microgrid. Two situations can be
distinguished.
• Over-generation (pˆn,tot > pl,tot). In this situation, the total power generated by dis-
tributed sources exceeds the loads consumption. Under steady-state conditions, the
extra-power is stored in distributed ES devices according to their state of charge, and
the EGs are driven accordingly.
Under transient conditions, the dynamic power unbalance is temporarily faced at the
expense of the energy stored in the UI, since the UI acts as voltage source and auto-
matically fulfills every dynamic power request. However, within few line cycles the
EGs power commands are adapted to the new situation and the load power demand
is shared among DERs. The state of charge of the UI’s energy storage is promptly
restored to ensure the capability to face new transients.
If over-generation lasts too long, the power generated by renewable sources is scaled
down to meet the actual power consumption, according to a suitable sharing criterion.
Within their kVA ratings, the EGs can also feed reactive power to meet load demand
and stabilize node voltages.
• Under-generation (pˆn,tot < pl,tot). In this situation, the power generated within the
microgrid is not enough to fulfill the demand from loads. The power balance must
therefore be ensured by taking advantage of the distributed ES units, according to
their energy availability. Clearly, this kind of operation can be maintained for a
limited time. Then, non-priority loads must be disconnected to prevent full discharge
of ES units and, in particular, of UI’s energy storage. Also in this case, EGs can feed
reactive power, within their power capability, in order to stabilize node voltages and
reduce distribution losses.
The control structure described above is represented in Fig. 5-4.
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5.1.3 Relations with IEEE Standard P2030.2
From the implementation point of view, it is worth mentioning the forthcoming IEEE stan-
dard P2030.2 [188], concerning the interoperability of energy storage systems integrated
with the electric power infrastructure. The main energy storage applications classified by
the standard, namely, the power, the capacity, and the energy applications, are relevant to
the architectural and management frame introduced above. In particular, the UI falls into
the category of power applications, which are characterized in providing high power output
for relatively short periods of time (a few seconds to a few minutes) in case of transient and
temporary imbalance. The EGs fall into the category of capacity applications, which are
characterized in requiring relatively limited amount of energy storage, feature employed to
defer or to reduce the need for other equipment. Finally, energy application services, fea-
turing the possibility to supply relatively large amounts of energy for an extended period of
time (minutes to hours), are provided by the aggregation of all the EGs.
Furthermore, the functionalities included in the architecture find correspondence in the
functionalities regulated by the standard. Indeed, most of the functionalities performed by
the algorithm are therein mentioned and classified, like, for example, the load following
functionality at the PCC of the microgrid, the enhanced electric service reliability (shield-
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ing the local loads from issues in the main grid by operating in the islanded mode), the
transmission congestion relief during periods of peak production, the filtering of the inter-
mittent power generation profile at PCC (i.e., renewable capacity firming).
The standard is therefore pertinent to the considered application, offering an official
means to define and eventually implement the various aspects of the specific architecture
that are related to the power system, the communication, and the information technology
interoperability.
5.1.4 Comparison with Droop-Based Approaches
The microgrid architecture considered here significantly differs from those based on the
droop control. Droop control [77] represents the most known method to control parallel
connected sources. It has been widely investigated in the literature [189], employed in
industrial applications, and, recently, in AC and DC experimental microgrids [67, 166].
In a power system composed of multiple loads and sources the main advantage of the
droop control is the possibility to share the load power needs among generators without
requiring any explicit communication among the units. Another peculiar advantage is the
intrinsic redundancy of such a scheme, since all the converters operate as voltage sources
with the same control algorithm, so that the failure of a subset of the generators does not
compromise the integrity of the system. These advantageous features are not present in
the considered approach. In particular, the functionalities performed by the UI (chiefly
the islanded operation) cannot be fulfilled if the UI is damaged, even though the control
algorithm may actually keep a proper control of EGs during grid connected operation. On
the other hand, the conventional droop control presents some disadvantages that may not
appear in the considered architecture, such as non-constant magnitude and frequency of
the grid voltage, sensitiveness to grid parameters, limited circulating and harmonic current
controllability, limited accuracy in reactive power sharing (specially in grids with high
R/X ratios), and slow response times. These issues are not present in the considered
architecture.
Finally, for what concerns the proposed architecture, it is also worth remarking that:
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• the need for a communication infrastructure is not a critical aspect in the considered
scenario, indeed the presence of communication is a key feature of smart microgrids
[169, 190];
• a communication loss does not jeopardize the system: a loss of communication sim-
ply downgrades an EG to a standard current controlled source (which can maintain
its local control functionalities);
• the need of communication does not represent a disadvantage with respect to other
control techniques (e.g., see [126,160]) whose final application requires a communi-
cation network for effective operation.
5.2 Utility Interface
In the master/slave architecture the role of the UI is crucial to assure smooth operation of
the microgrid [59,191] and to solve some open problems, in particular, the management of
black starts, that is, when the microgrid starts up without grid support, and unintentional
islanding, that is, when the mains suddenly disconnects itself and the microgrid stands
alone. In this section the control requirements of the UI are stated and an instance of UI is
proposed and designed.
The typical configuration of the UI is shown in Fig. 5-5(a). It is located at the PCC
between the utility grid and the microgrid, namely, at the output terminals of the step-down
power transformer feeding the 4-wire low-voltage distribution grid. The UI is made up of:
three-phase grid-connected inverter with line-side LC filter, to provide low output imped-
ance at high frequency; a storage device for power application that enables the control of
the power flow at the PCC; a local control unit. Within the master/slave architecture the
MC can be deployed in the local control unit of the UI, which collects data from the utility
and the microgrid and computes control commands for the UI itself and, possibly, for EGs.
The following subsections consider a multi-functional control system for the UI that
can provide all the needed features, namely:
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(a) Connection scheme.
+ +
+
-
(b) Equivalent simplified model.
Figure 5-5: The utility interface.
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• operation as grid-supporting voltage source, capable of compensating reactive, un-
balance, and distortion currents drawn by the loads during grid connected operation;
• operation as grid-forming voltage source, setting the voltage and frequency for the
entire microgrid during islanded operation;
• operation as active smoothing device, ensuring soft transitions even for unintentional
islanding or black start, during the transition to islanded operation.
• operation as active decoupling device, avoiding perturbations to propagate from load
to supply and vice-versa.
These features extends those of usual line-interactive UPS systems [37] and allow effective
and fast interaction between utility and microgrid.
5.2.1 Utility Interface Control Principle
For simplicity, let us consider the equivalent single-phase (phase-to-neutral) representation
of the UI shown in Fig. 5-5(b). The utility supplies AC voltage eG through impedance ZG
made of a series resistive component RG and a series inductive component LG. The UI
inverter feeds AC current iL through filter inductance L. This current is partially absorbed
by shunt filter capacitor C, and partially flows to the PCC (iUI), where load current iMG is
drawn.
As mentioned before, the UI must perform as a voltage source with low internal im-
pedance, so that to be capable of sustaining fast power changes. A voltage control loop
is therefore needed, complemented by a fast internal current loop to improve dynamic re-
sponse and prevent over-currents. A slow external current loop is also needed that, in the
long term, adjusts the inverter currents so as to compensate for voltage harmonics, load
unbalance, and reactive power.
A single-phase, equivalent scheme of UI control is sketched in Fig. 5-6. It includes the
three control loops mentioned above. The outer current loop has a limited bandwidth (few
Hz) and enforces line current iG to track reference i∗G at low frequency, for compensation
purposes. The intermediate voltage loop has a wider bandwidth (a few hundred Hz), and
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Figure 5-6: UI control scheme.
enforces phase voltage vMG to track reference v∗MG in the mid-frequency range, thus pro-
viding the voltage source feature required by the UI. The inner current loop has a large
bandwidth (a few thousand Hz), and enforces inverter current iL to track reference i∗L in the
high-frequency range. In the following, it is assumed that this loop performs almost ideally,
in particular, that the transfer function between i∗L and iL [W
iL
i∗L
in Fig. 5-6] is nearly unity;
Ch. 6 is dedicated to high performance current controllers that easily fulfill this assump-
tion. Note that actual voltage reference v∗MG is obtained from the estimate of the utility
voltage e∗G (specified in next section) by subtracting voltage error ∆v
∗
MG, which is derived
by amplifying the line current error iG = i
∗
G − iG.
The proposed control structure allows soft transitions from grid connected to islanded
operation. To this purpose, it is sufficient to set line current reference i∗G to zero; within the
response time of the external loop, the line current vanishes and the voltage loop brings the
PCC voltage at reference value v∗MG. In case of non-intentional islanding the behavior is
the same, with the additional delay time needed to detect the islanded condition.
In general the control performs as follows.
• In grid connected operation, the UI performs as a grid-supporting voltage source and
the UI output voltage vMG is adjusted to enforce line current iG to track reference
i∗G. If i
∗
G is properly chosen (purely sinusoidal positive-sequence), a slow control
action occurs, which removes the reactive and unbalance current terms at the funda-
mental frequency, thus improving the power factor at PCC. Moreover, if the voltage
loop is fast enough and grid current regulator Zi is appropriately designed, voltage
error ∆v∗MG drives the inverter to compensate for the harmonic currents that may be
generated by the load, thus reducing the THD as well.
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• In islanded operation, line current iG and reference i∗G vanish, so that error signals iG
vanishes too and inverter voltage reference v∗MG coincides with e
∗
G. Therefore, the UI
performs as a grid-forming unit and keeps the PCC voltage at the specified amplitude
and frequency. Controller Yv must damp the oscillations caused by the resonance of
filter capacitor C with the series inductive component LG of ZG. Moreover, it must
provide enough control bandwidth to preserve the voltage purity at PCC in spite of
load current harmonics.
• The transitions from grid connected to islanded operation run smoothly since control
discontinuities are prevented. This is obtained by driving to zero the voltage error
∆v∗MG.
5.2.2 Control Structure Analysis
In this subsection the main transfer functions needed to design the controllers of the block
scheme in Fig. 5-6 are determined.
Let’s consider first the resonant loop shown in the upper-right part of Fig. 5-6 and derive
the transfer functions from input iL to outputs vMG and iG in the form Goutin :
GvMGiL (s) =
ZG
1 + sZGC
, (5.2)
GiGiL (s) =
1
1 + sZGC
. (5.3)
Then, let’s consider the voltage control loop and determine the closed-loop transfer func-
tions between input v∗MG to output vMG in the form H
out
in :
HvMGv∗MG =
YvW
iL
i∗L
GvMGiL
1 + YvW
iL
i∗L
GvMGiL
(5.4)
where W iLi∗L is the closed-loop transfer function of the inner inductor current control loop.
As discussed in [192], W iLi∗L can be modeled by a low-pass filter or a pure delay. The effect
of the static gain and cut-off frequency parameters of W iLi∗L are evaluated in Fig. 5-9.
Finally, the closed-loop transfer function of the outer grid current control loop can be
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expressed in the form W outin as:
W iGi∗G =
ZiH
vMG
v∗
MG
ZG
1 +
ZiH
vMG
v∗
MG
ZG
(5.5)
In (5.4) and (5.5), the terms Yv and Zi are, respectively, the regulator of the intermediate
voltage control loop and the outer grid current control loop. These regulators can be de-
signed on the basis of the open voltage control loop and the open grid current control loop
transfer functions.
Note that all transfer functions depend on line impedance ZG, that can be estimated
from the short circuit impedance of MV/LV transformer and distribution line impedance,
measured off-line, or measured on-line by using techniques like the one described in [128].
5.2.3 Control Design
On the basis of the previous considerations, it is possible to show that by a design of con-
trol parameters and selection of current and voltage references, the UI can provide all the
required features. In general, the control of multifunctional grid-tied converters for micro-
grid applications is a delicate subject. The main aspects to be tackled in the design are
steady-state accuracy, large-signal dynamic response, stability robustness, and grid syn-
chronization [10, 11]. Various approaches have been analyzed in the literature to address
the various aspects. In [87] it is shown that, for voltage controlled VSI, a PID plus reso-
nant controller provides satisfactory behavior over a wide range of operating modes, while
grid current feed-forward and load current feed-forward can degrade stability in particular
load conditions. Instead, [115] proposes the analysis and design of synchronous refer-
ence frame controllers (SRFC) applied to single-phase VSIs. Though the advantages of
this approach are, in general, still not well defined, the paper shows that SRFC, combined
with capacitor current active damping, grid voltage feed-forward, and multi-resonant har-
monic compensation, can lead to effective solutions. In [84, 90] the H∞ design approach
combined with repetitive controllers is applied for robust control of grid-tied voltage con-
trolled VSIs. As concerns grid synchronization, new PLL-free synchronization strategies
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Figure 5-7: Open loop gain of UI voltage control loop.
have been recently proposed and implemented [21, 66]; nevertheless, solutions based on
conventional SRF-PLL still attract interest for their flexibility.
All that considered, the devised UI control scheme is shown in Fig. 5-6. The considered
implementation took advantage of the fixed frequency digital hysteresis controller outlined
in Sec. 6.1 and detailed in [109] for the current loop and a PID regulator for the intermediate
voltage loop. Other large bandwidth solutions for the current regulator, like a dead-beat
controller, can be equally effective in providing the expected performance. The reference
for the voltage loop is obtained from grid voltage reference e∗G corrected by term ∆v
∗
MG,
which is generated by grid current controller Zi so as to regulate the current absorption
at PCC. Controller Zi is implemented as in Fig. 2-1 [84], and integrates a repetitive filter
tuned to grid frequency to minimize the steady-state tracking error.
Finally, a synchronous reference frame phase locked loop (SRF-PLL) is used to esti-
mate the fundamental grid voltage E˜G and angular frequency ω˜ for automatic tuning of the
repetitive controller.
For the design of regulators Yv and Zi, shown in Fig. 5-6, lets consider the islanded
operation with no load. In this situation, assuming that W iLi∗L in the frequency range of
interest for the design of voltage regulator Yv, a suitable PID regulator can easily be devised.
Then, its performance should be verified also in the grid-connected case. Fig. 5-7 shows
the Bode plots of the open loop gain obtained by a PID regulator with target phase margin,
during islanded operation with no load, of 70◦ and crossover frequency of 1.5 kHz.
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At this point it is possible to define the outer current control loop regulator Zi. To that
purpose, let’s refer to transfer function:
H iG∆v∗MG =
YvW
iL
i∗L
GvMGiL
1 + YvW
iL
i∗L
GvMGiL
· 1
ZG
=
YvW
iL
i∗L
GiGiL
1 + YvW
iL
i∗L
GvMGiL
. (5.6)
To select the regulator, it is firstly convenient to consider the two principal control
objectives of the control loop. The main one is to control the power flow at PCC; the second,
ancillary, is to compensate the harmonic currents at PCC in the steady-state. These two
goals can be accomplished by the use of a repetitive controller tuned to grid frequency. The
implementation of the repetitive controller is shown in Fig. 2-1 and has the form described
in [84, 193]:
R(s) =
1
1−GR(s)e−sTr , GR(s) =
1
1 + sτp
, (5.7)
where GR is a first order low pass filter that has the effect of limiting the resonances of
R at high frequencies, thus preserving the stability of the final system, as mentioned in
Sec. 2.2.1. As shown in [84], or by considering the minima of the denominator magnitude,
the filter R resonances can be located close to the frequencies:
fr,k =
k
Tr + τp
, k ∈ {0, 1, . . . , ∞} . (5.8)
Note that delay Tr can be adjusted to effectively tune the filter resonances to grid frequency.
Fig. 5-8 shows the open loop gain of the outer current control loop, where is set to 1 ms.
The stability of the system can be verified by inspection of the Bode plot, as in [11].
Effects of Current Controller and Grid Impedance
System stability in islanded operation. The effectiveness of the voltage control loop is
crucial while the UI operates islanded from the mains. Therefore, the voltage control loop
is here evaluated considering such mode of operation, in the worst loading condition (i.e.,
no-load). Fig. 5-9 reports the poles and zeros of HvMGv∗MG in (5.4) assuming a low-pass filter
behavior for W iLi∗L . The poles and zeros are plotted for different values of static gain and
cut-off frequency. The static gain assumes values from 0.5 to 1.5 with steps of 0.1, while
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Figure 5-8: Open loop gain of the compensated UI outer current control loop.
the cut-off frequency assumes values 1 kHz, 2 kHz, and 4 kHz. It is possible to observe
that the static gain of W iLi∗L affects the damping of the system, whereas that slower current
controllers dynamics affect both damping and decay ratio. Noticeably, there are no poles
at the right-half plane.
System stability in grid-connected operation. To analyze the external grid current con-
trol loop, the poles and zeros of (5.5), varying LG from 0.2 mH to 2 mH with steps of
0.2 mH and RG from 0.1 Ω to 1 Ω with steps of 0.1 Ω, are shown in Fig. 5-10. A zoomed-in
view of Fig. 5-10 is provided in Fig. 5-11. No poles at the right-half plane are present for
the considered range of values.
5.2.4 Islanding Detection
Islanded operation occurs when the microgrid is energized solely by one or more local
sources while it is electrically separated from the main grid. Referring to Fig. 5-5(a), this
means that circuit breaker CB1 (externally driven) or CB2 (UI driven) are open. The UI
drives CB2 to open when an islanded condition is detected, notably, when CB1 is opened
or the voltage quality at PCC transcends allowable limits (grid absent condition). In any
case, at the transition to islanded operation, the UI automatically becomes the grid-forming
device for the islanded system, having to autonomously and timely adapt its voltage ref-
erence to guarantee a seamless operation. To this end, effective islanding detection and
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islanded
grid absent
Figure 5-12: Islanding detection scheme.
synchronization techniques are necessary.
Islanding Detection
The islanded detection technique here adopted is represented in Fig. 5-12. To describe
its operation principle, lets assume to operate in steady-state before transition, that is, by
indicating with capital letters the rms values of considered quantities, IG ' I∗G owing to the
resonant properties of Zi. By denoting with I∗G a threshold for rms value of currents that is
small as compared to the nominal grid current, two cases of operation can be distinguished:
• I∗G > I thresG : in this case the transition to islanded operation is characterized by the
reduction of measured value of grid current IG with respect to reference value I∗G.
Under these conditions, the islanded operation is triggered when the current error
becomes significant, namely, when I∗G − IG > I thresG while ∂IG/∂t < 0 < ∂I∗G/∂t.
• I∗G < I thresG : in this case the transition to islanded operation, though having little
effect on the measured IG, opens the grid current control loop, thus leading regulator
Zi to deviate from the ideal equilibrium point (i∗G, iG, ∆v
∗
MG) = 0 due to the noise
and non-idealities present in the real application. Then, under these conditions the
islanded operation is triggered when the voltage correction term ∆V ∗MG becomes
significant, namely, when ∆V ∗MG > ∆V
∗thres
MG .
The distinction made above allows a prompt islanding detection if islanding occurs
while the microgrid is exchanging power with the mains, and a method that is resilient to
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Figure 5-13: Microgrid’s possible operating modes and transitions.
external noise if the islanding event occurs while there is a negligible current exchange at
the PCC.
Finally, the grid absent condition can easily be detected by verifying whether the mea-
sured grid voltage satisfies the allowed limits in terms of both amplitude and frequency.
The possible operating modes and transitions, along with the corresponding state of
circuit breaker CB2, driven by the UI, are synthetically represented in Fig. 5-13.
Grid Synchronization
Fig. 5-14 shows how grid current reference i∗G and grid voltage reference E
∗
G are deter-
mined. If grid voltage is present and can be measured (i.e., grid absent signal of Fig. 5-12
is not asserted), phase voltage reference E∗G is set as a positive-sequence sinusoid with fre-
quency ω˜ and amplitude E˜G. Instead, if grid voltage is not present (i.e., grid absent signal
of Fig. 5-12 is asserted), E∗G is set as positive-sequence sinusoid at nominal frequency ω
∗
nom
and nominal amplitude E∗nom. As concerns current reference i
∗
G, in grid-connected opera-
tion it is determined according to the desired active and reactive power absorption from the
grid (pG, qG), while in islanded operation it is set to zero. For what concerns the transitions
of amplitude and frequency parameters, these are performed gradually by employing slew
rate limiting blocks. Finally we notice that PLL frequency is bounded around the nominal
grid frequency within values ωnom±∆ωnom. The width of the band is dynamically changed
during operating mode transitions, in particular, the band is gradually reduced to zero in
the transition to the islanded operation with grid absent, thus making the islanded micro-
113
5.2. Utility Interface
Rate limit
(Decreasing)
S =  0
S = 1 +
+
+
grid absent -
S
(a)
Loop
Filter
Saturation
Phase
Detector
sin( ).
Integrator
(b)
S =  0
S = 1
Rate limitS
(c)
0
S = 1
S = 0
S
islanded
(d)
Figure 5-14: UI voltage reference generator (per phase).
grid to operate at nominal voltage and frequency, and reinitiated to the maximum allowed
frequency variation when the voltage of the main grid is restored.
5.2.5 Case Study
The proposed UI control scheme has been tested in different operating conditions, both
static and dynamic, in grid connected and islanded mode, by employing, in particular, real-
time simulations and a laboratory-scale prototype.
This section deals with a fundamental application example, displayed in Fig. 5-15, that
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Table 5.1: Test circuit parameters
Parameter Symbol Value
Grid inductance LG 0.65 mH
Grid resistance RG 0.91 Ω
LC filter inductance L 1.2 mH
LC filter capacitance C 100 µF
UI power rating AUI 3.0 VA
Nominal grid voltage EG 230 V
Nominal grid frequency frated 50 Hz
Nominal load power PLOAD 2 kW
allows to show the main features of the proposed control scheme. The test circuit includes
the UI and a non-linear load connected to a low-voltage, single-phase distribution system.
A commercial PV inverter compliant to all applicable regulations in EU is included in the
setup to show transitions among grid connected and islanded operating modes.
Besides the inner current and voltage regulators (Sec. 5.2.3), the grid current regulator
(Sec. 5.2.3), and the islanded connection block (Sec. 5.2.4) discussed above, the final setup
of Fig. 5-15 employs also a grid connection block. This block aims at preventing high
inrush currents at the connection of the islanded system to the main grid and at guaranteeing
a non-saturated operation of Zi. Indeed, while Zi should be active at the connection with
the mains to keep control on grid current iG, the actual status of the grid depends on the
response delay of electromechanical circuit breaker CB2 (typically ranging from tens to
thousands of milliseconds), that is, in general, not known. During this time interval the
regulator Zi operates in open loop: it reacts to spurious error signals introduced by the
current sensor, which may cause saturation. To alleviate these problems the connection
block ignores the current error iG below a suitable threshold, which is removed once the
response time of CB1 is, confidently, elapsed. This allows both to limit inrush currents
exceeding the deadband and to prevent spurious signals to perturb the regulator while CB2
has not yet finalized the committed reclosure.
The supply reference i∗G is set to be proportional to vG and to draw the full load power
from the utility. The setup parameters are detailed in Table 5.1.
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Figure 5-15: Schematic representation of control part (top) and power system part (bottom) of the
considered case study. The control part, from left to right, includes: the grid connection block,
the grid voltage reference (e∗G) generator of Fig. 5-14, the islanding detection block of Fig. 5-
12, and the regulators discussed in Sec. 5.2.3. The power system setup includes: the externally
driven mechanical circuit breaker CB1, the distribution line ZG of length 130 m, the UI-driven
electromechanical circuit breaker CB2, the commercial PV inverter connected to a string of PV
panels, the distorting non-linear load, and the UI hardware.
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Real-Time Simulation Results
The results reported in the following paragraphs have been obtained with the real-time sim-
ulation setup displayed in Fig. 5-16. The average model of the plant in Fig. 5-15 along with
the control algorithms discussed in Sec. 5.2.3 and in Sec. 5.2.4 have been implemented in
Matlab/Simulink and then compiled into a dynamic-link library (DLL). Then, a real-time
simulation platform, namely, a NI-PXI, has been configured and programmed to execute
the compiled model with a time step equal to tSTEP = 40µs. Moreover, to consider a
realistic grid voltage behavior—which is a critical aspect to UI control validation—the in-
stantaneous grid voltage used in the simulation is that measured in the real distribution
line, thus carrying realistic features of typical low-voltage grid nodes. This measure is
performed by the device labeled “grid voltage emulator” in Fig. 5-16. The grid voltage
emulator and the real-time simulator are connected to an I/O interconnection fixture, that
allows all relevant signals to be acquired. The simulation results are made available, syn-
chronously with the wall-clock, by FPGA-based programmable I/O interfaces on board of
the real-time simulator.
The system response has been tested under the following sequence of events.
Connection of non-linear load. Fig. 5-17 shows the system response to the connection
of a non-linear load constituted of a full-bridge diode rectifier with 25 Ω resistive load and
500µF DC filter capacitor. It generates the typical distortion shown by trace iLOAD. Thanks
to the effective current regulation accomplished by the outer regulation loop, the current iG
drawn at PCC is purely active and nearly distortion-free in the steady-state. Notably, load
current harmonics are supplied by UI, as clearly shown by trace iUI .
Grid voltage perturbation. In low-voltage distribution grids with high penetration of
renewable sources, step voltage variations may occur due to the intermittent nature of wind
and PV generation. The system response to a 5% voltage step-up at PCC above the nominal
value is now considered. Fig. 5-18 shows the acquired quantities. While the load current
iLAOD remains substantially unchanged, the UI adapts promptly its current iUI to the volt-
age step, so that the measured grid current iG returns to be purely active in less than one
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Figure 5-16: Real-Time (RT) simulation testbed of the UI.
grid cycle.
Transition to islanded operation. Fig. 5-19 displays the behavior of the system around
an intentional islanding transition. In the considered case the grid voltage is always within
nominal values, thus the voltage magnitude and frequency selectors of Fig. 5-14 are main-
tained in the grid present condition, keeping the synchronization of the UI with the grid
voltage. At the transition, the PCC current reference selector is switched to the islanded
condition to impose a consistent zero current reference for iG. In particular, Fig. 5-19
shows load current iLOAD, UI current iUI , grid current iG, and UI voltage vUI . Before the
transition, the steady-state behavior of voltages and currents that is established when the
non-linear load is connected and the system is grid connected are displayed. In particular,
the shape of UI voltage is defined by the voltage imposed by the mains, the current drawn
from the PCC is nearly sinusoidal, and the load harmonic currents are provided by the
UI. When the transition occurs, the grid current vanishes and the UI voltage control loop
promptly intervenes to maintain the local grid voltage, and the whole load power is natu-
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rally fed by the UI. This leads to a seamless transition between the two operating modes,
as can be clearly noticed in the figure.
Transition to grid-connected operation. Before the transition, the voltage and frequen-
cy selectors of Fig. 5-14 are set to the grid present condition and UI synchronizes its voltage
with the mains. At the transition, the current reference selector of Fig. 5-14 switches to the
state that corresponds to the islanded condition, thus feeding the proper current reference
i∗G to UI. Fig. 5-20 displays the system transition from islanded to the grid connected op-
eration. In particular, Fig. 5-20 shows load current iLOAD, UI current iUI , grid current iG,
and UI voltage vUI . Before the transition we observe the steady-state behavior of voltages
and currents when i∗G = 0. The load voltage equals the fundamental of the mains’ voltage,
the current at PCC is zero, and the load is fully fed by UI. When the transition occurs, the
outer current control loop of the UI intervenes and the grid current progressively becomes
purely active, so as to comply with load power absorption. In fact, the line current shows
small oscillations immediately after connecting to the mains, however they vanish within
few line cycles as the repetitive controller settles to the new situation. Correspondingly, the
UI progressively reduces the active current fed to the load, and eventually provides just the
current harmonics.
System’s behavior along the sequence of events. Fig. 5-21 summarizes the grid behav-
ior corresponding to the sequential application of the four dynamic events described above.
Initially the system operates grid connected and the non-linear load is disconnected. Refer-
ence i∗G keeps zero, since there is no power absorption. The UI operates as a grid-supporting
unit, impressing at its output terminals a replica of the distorted voltage fed by the utility
at PCC (THD of voltages are shown in Fig. 5-22). In this condition, current iG should
vanish. Its actual behavior, shown by the magenta trace in Fig. 5-22, is indeed very close
to zero, with a small error due to the limited bandwidth of the outer current control loop.
The non-linear load is switched on at time t = 1 s. After that, the load current absorption is
shared between the grid and UI. Since the voltage loop ensures small output impedance for
voltage source UI, the load current is initially delivered by the UI, as shown in Fig. 5-17. A
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steady-state condition is then reached, when the grid provides the load active current and
the UI feeds load current harmonics only. Note that, despite the highly distorted load cur-
rent, thanks to UI control, the purity of supply current iG keeps good (THD equal to 3.2%).
At instant t = 6 s the circuit breaker CB1 at PCC is switched off, and the system turns to is-
landed operation. UI becomes the grid-forming voltage source and autonomously manages
the load power needs, whose details are shown in Fig. 5-19. During islanded operation,
corrective term ∆v∗MG vanishes and UI tracks the nominal voltage reference. Finally, at
instant t = 8 s circuit breaker CB1 is switched on again, and the system returns to initial
condition.
The system response to the above dynamic events confirms the correctness of the cho-
sen control structure, algorithms, and parameters.
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Figure 5-17: Connection of non-linear load.
Figure 5-18: Response to 5 % variation of grid voltage
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Figure 5-19: Transition to islanded operation.
Figure 5-20: Transition to grid connected operation.
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Figure 5-21: System behavior along the entire sequence of events.
Figure 5-22: Measured THD along the entire sequence of events.
123
5.2. Utility Interface
Experimental Results
An experimental realization of the case study displayed in Fig. 5-15 has been developed to
verify the actual behavior of the final system. This paragraph reports the acquired results;
in particular, circuit operation has been investigated in the following operating conditions.
Islanded operation. A programmable electronic load absorbing 2.0 kW with crest factor
CF = 2 is connected to the setup. Fig. 5-23 shows grid voltage eG, UI voltage vMG, and
the current absorbed by the local load iLOAD in steady-state conditions. We notice that
the UI manages to feed the local load with an adequate voltage quality vUI (THDvMG =
2.6%) and to synchronize with the grid voltage for a smooth and prompt transition to grid
connected operation.
1->
2->
3->
Figure 5-23: Islanded operation with non-linear load.
Grid connected operation. Fig. 5-24 shows system response at the connection of a non-
linear load during grid connected operation with zero grid reference current. In these con-
ditions, an ideal operation would require a constant zero current flow at PCC. Due to the
finite response time of grid current regulator Zi, the behavior shows a small transient of
grid current iG following the connection. The steady-state behavior reached during grid
connected operation while the current reference I∗G is equal to 7.5 Arms is shown in Fig. 5-
25. Acquired waveforms of main grid voltage eG, UI voltage vMG, current exchanged with
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the main grid iG, and current iUI provided by the UI are reported. A good correspondence
can be noticed with real-time simulation results (see Fig. 5-17). The same measurement
is performed also with 5 % of third harmonic present in grid voltage vG. As expected in
this situation, the grid current is correspondingly distorted due to the proportional relation
between grid voltage and grid current. The acquired results are reported in Fig. 5-26, while
the steady-state amplitudes and total harmonic distortion levels are reported in Table 5.2.
1->
2->
3->
4->
Figure 5-24: Connection of non-linear load during grid connected operation.
1->
2->
3->
4->
Figure 5-25: Grid connected operation with non-linear load; grid voltage THD: 0.25%.
Transition from islanded to grid connected operation. Fig. 5-27 displays the long term
behavior during a transition to grid connected operation. In particular, grid voltage eG, UI
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1->
2->
3->
4->
Figure 5-26: Grid connected operation with non-linear load; grid voltage with 5% of 3-th har-
monic.
Table 5.2: Distortion measurements in steady-state from the prototype of Fig. 5-15(1)
vrmsG / i
rms
G / v
rms
UI / i
rms
UI / i
rms
LOAD/
THDvG THDiG THDvUI THDiUI THDiLOAD
Islanded, no load 237/0.5 0/− 237/0.2 0/− 0/−
Islanded + load 237/0.5 0/− 236/2.6 10.2/61.9 10.2/61.9
Grid conn. no load 244/0.5 10.3/1.8 258/0.4 10.3/1.8 0/−
Grid conn. + load(2) 232/0.6 7.5/2.8 223/0.7 4.45/360 10.2/61.9
Grid conn. + load(2) +
233/4.6 6.7/7 224/4.5 3.85/230 10.2/61.9
5 % of 3-rd harm.
(1) Voltages are measured in volts, currents in amperes, relative quantities in percentage units.
(2) Programmable electronic load absorbing 2 kW of active power with crest factor of 2.
voltage vMG, UI current iUI , and grid current iG are shown along the main phases of the
connection process. First, it is possible to remark the absence of any inrush current across
the connection instant, thanks to the adopted deadband-based connection technique; sec-
ondly, that the voltage provided by the UI is well synchronized with grid voltage, thus vMG
maintains smooth and with desired amplitude around the transition. The grid connection
process completes when the deadband period is elapsed. Finally, the amplitude of i∗G is
changed progressively with a suitable slew-rate. A zoomed-in view around the connection
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instant is reported in Fig. 5-28. In the considered case, deadband duration is set equal to
1 s, though shortest values may be chosen.
Transition from grid connected to islanded operation. In this case, a commercial, fully
compliant, PV inverter is connected to the system to verify that the management strategy
of the UI succeeds in ensuring a seamless operation of small photovoltaic systems also
under intentional and non-intentional islanding transitions. In Fig. 5-31, the PV source
1->
2->
3->
4->
Figure 5-27: Transition form islanded to grid connected operation.
1->
2->
3->
4->
Figure 5-28: Zoomed-in view around the connection displayed in Fig. 5-27.
127
5.2. Utility Interface
extracts approximately 0.4 kW from an array of photovoltaic panels and a programmable
electronic load absorbs 1 kW with crest factor equal to 2. It this situation it is assumed that
the UI undertakes an intentional islanding. The intentional islanding procedure commands
the circuit breaker CB2 to open and, simultaneously, sets the grid current reference to zero
and activates the deadband control. After the circuit breaker CB2 opens, the grid current
controllers are reset to their initial condition till the arrival of a grid connection command.
As can be observed in Fig. 5-31, the intentional islanding happens seamlessly: the voltage
provided by the UI adapts smoothly, so that the PV does not notice the transition, maintain-
ing an unperturbed operation along the event. Let’s consider now the transition to islanded
operation due to unpredictable events, namely, the non-intentional islanding. In this case,
the local non-linear load absorbs 2 kW with current factor equal to 2, and the power in-
jection from the PV inverter is nearly equal to 0.8 kW. Then, the circuit breaker CB1 is
opened and the microgrid looses the utility grid, undergoing a non-intentional islanding.
In this condition, the UI automatically becomes the grid-forming device of the islanded
microgrid, providing an adequate grid voltage for the islanded system. The acquired wave-
forms are reported in Fig. 5-29. The magnitude and frequency of voltage vMG across the
transition are reported in Fig. 5-30. Also in this case, it is possible to observe a seamless
transition to islanded operation, which occurs unnoticed by the PV inverter.
An intentional transition to the islanded operation due to a detected anomalous voltage
condition is reported in Fig. 5-31. Here, the grid voltage is made to steadily increase. When
vG exceeds the imposed voltage limit (equal to 245 Vrms) the MC reacts by performing an
intentional islanding transition with grid absent (see Fig. 5-12, Fig. 5-14, and Fig. 5-15).
Therefore, the MC sets the grid power reference (pG) to zero and bounds the PLL frequency
around its nominal value (as per Fig. 5-14) before opening CB2; thereupon the microgrid
voltage returns to its nominal value, as shown in Fig. 5-32 because the reference E∗ is set
equal to the positive-sequence of a PCC voltage with nominal frequency ω and amplitude
E.
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1->
2->
3->
4->
5->
Figure 5-29: Non-intentional transition to islanded operation.
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Figure 5-30: Amplitude and frequency of vMG across the non-intentional transition shown in
Fig. 5-29.
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1->
2->
3->
4->
5->
Figure 5-31: Intentional transition to islanded operation due to voltage out of range.
0 2 4 6 8
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Figure 5-32: Amplitude of vMG across an intentional islanding transition due to voltage out of
range.
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5.3 Summary
This chapter presents a master/slave architecture to coordinate the distributed energy re-
sources in smart microgrids. The main elements of the architecture (namely, a utility in-
terface—embedding the microgrid master controller—and the energy gateways) are intro-
duced and a general control framework presented. A narrowband communication system
is employed to the purpose of coordinating the constituting devices. By means of the UI
and the EGs the architecture allows to decouple the needs for ensuring a high quality of
the voltage provided to microgrid’s loads, which is demanded to the UI, and the needs for
attaining a synergistic operation of distributed energy resources, which is demanded to the
EGs. The utility interface is considered in detail in the second part of the chapter, also
proposing a possible implementation. Notably, with the UI, the proposed microgrid archi-
tecture can operate in both grid connected and islanded conditions, and seamlessly transit
between the two operating modes.
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Chapter 6
Controllers for Distributed Energy
Resources
The previous chapter introduces a particular kind of voltage-driven converter, called utility
interface converter (see, specifically, Sec. 5.2), to interface a cluster of DERs to the main
grid. In order to make a utility interface converter to perform as a voltage source with
low output impedance a voltage control loop is needed, which can take advantage of a
high performance, inner current control loop. A prompt current control can improve the
dynamic response in sustaining fast load transients and compensating harmonic currents
and, in addition, protects the converter from dangerous overload conditions. Beside that,
wide bandwidth current control loops represent the backbone of a large variety of switching
converter applications. According to grid connection standards, the currents generated by
grid-tied converters, such as the EPPs of energy gateways, should follow given references
with high accuracy and without being affected by voltage disturbances or uncertainties in
the grid model, as remarked in Sec. 2.2.
This chapter focuses on the fundamental inner control loop for grid-tied inverters.
specifically, a couple of innovative current controllers [194, 195] are described in Sec. 6.1
and Sec. 6.2. The former is a fully digital, fixed frequency hysteresis current controller,
integrating an algorithm that can attain the regulation of the switching frequency with a
granularity of one half of a switching period. The latter is an oversampled dead-beat cur-
rent controller with a regulation delay of one half of a modulation period and a large-signal
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response improvement.
To the purpose of showing the advantages brought by the proposed controllers, the
performances of the controllers measured on a laboratory prototype are reported in Sec. 6.3.
In order to provide a benchmark, the results obtained from a conventional, oversampled
proportional integral (PI) controller are included.
Reference Application Case. In this chapter, a single-phase, full bridge inverter is con-
sidered as the application case of reference. The converter’s structure is schematically
illustrated in Fig. 6-1, the converter’s parameters are listed in Table 6.1. It is assumed that
the switches are controlled so as to impose either +VDC or−VDC voltage at the converter’s
output (i.e., no three level modulation is considered). In addition, to the purpose of compar-
ing the different solutions, a common control system and current sensing circuit are used.
Details on this circuit are reported in Appendix A.
+ +
S1
S3
D1
D3
D2
D4S4
S2
iL vO
VDC
+ −vINV
Figure 6-1: Simplified schematic of the considered full bridge inverter test bench.
Table 6.1: Converter parameters
Parameter Symbol Value
DC-link voltage VDC 400 V
Switching frequency fsw 20 kHz
Dead-time TD 400 ns
Filter inductance L 1.2 mH
Series inductor resistance ESRL 50 mΩ
Nominal power So 3 kVA
Nominal RMS output voltage vrmsO 230 Vrms
Nominal output frequency fvO 50 Hz
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6.1 Hysteresis Current Controller
The hysteresis current controller is the one that found the widest application thanks to
its excellent dynamic characteristics. Its small- and large- signal responses are practically
ideal, which guarantees minimum phase lag and residual reference tracking error. In current
mode controlled DC-AC converters, the wide bandwidth current regulation is particularly
effective in grid-tied, drive, and active filter applications. Even when the ultimate objective
of the control system is to regulate a converter’s output voltage, a fast inner current control
loop is highly desirable, for protection purposes and/or to allow current limitation during
large voltage reference or load transients.
On the other hand, the hysteresis controller operation always results in variable switch-
ing frequency, unless the voltage conversion ratio (or the inverter modulation index) and the
current reference are both constant, which is seldom the case, at least in DC-AC converter
applications.
Constant or limited switching frequency solutions, like those proposed in [111, 112,
196–198], are often sensitive to variations of system parameters (e.g., DC-link voltage, in-
ductance value), to dead-times, and sampling delays. These factors, altogether, limit the
practical effectiveness of the frequency regulation. Besides, these solutions employ ad-
ditional analog hardware, which makes them relatively complex and sensitive to offsets,
drifts, tolerances, and aging effects. For instance, operational amplifiers are needed in
[199], whereas low latency comparators and/or digital to analog converters (DACs) are
used in [196, 197] and [109, 111, 200–204]. Likewise, frequency-to-voltage converters are
adopted in [205, 206]. Monolithic, highly effective implementations have also been pro-
posed [207], which, however, offer no flexibility, being tailored to very specific applica-
tions.
In this section, an innovative digital current controller is presented that operates as a vir-
tual analog hysteresis current controller, taking advantage of a high performance analog to
digital converter (ADC) and of a field programmable gate array (FPGA) circuit implemen-
tation. It is designed as a non-linear current error filter and requires a considerable over-
sampling factor, compared to the natural, synchronous sampling of pulse-width-modulation
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Hysteresis
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Control
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Figure 6-2: Current error acquisition and processing circuit structure.
(PWM) based current controllers. It overcomes the typical limitations of conventional hys-
teresis controllers, guaranteeing regulated switching frequency, with a few percent accu-
racy in the steady-state, together with minimum sensitivity to dead-times, sampling, and
computation delays.
In the following, the algorithm operation and its design criteria are firstly explained.
Successively, the effectiveness of the proposed solution is demonstrated my means of a
3 kVA, single-phase, full bridge inverter prototype (see Fig. 6-1).
6.1.1 Fixed Frequency Hysteresis Controller
The considered hysteresis controller, schematically represented in Fig. 6-2, operates on
continuously acquired current error samples. The sampling period (Tclock) is N times
smaller—with N even—than the desired switching period (T ∗s ), which defines N as the
oversampling factor of the controller. Samples are processed by a digital, FPGA syn-
thesized circuit to generate the logic switching commands for the power converter. No
other analog input signal or analog processing, either at the input or at the output, is re-
quired to operate the controller. Indeed, differently from several previous approaches, such
as [109, 111, 198–200, 203, 204], the solution described here and originally proposed in
[113, 194] is fully digital and has minimum component count. At the same time, it retains
the flexibility of programmable logic hardware, which allows easy adaptation to different
DC-DC and DC-AC converter topologies.
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Fixed Frequency Hysteresis Current Control
Referring to Fig. 6-2 and Fig. 6-1 and considering a single modulation period of duration
Ts = 1/fs, the following current error dynamic equation can be written:
d iL(t)
dt
=
1
L
(vINV (t)− vO(t))− d iLREF (t)
dt
, (6.1)
where iL(t) = iL(t) − iLREF (t) is the current error, vINV (t) = ±VDC is the inverter
applied voltage and t ∈ [0, Ts]. Assuming that both the current reference iLREF and the
output voltage vO are slowly varying during the modulation period, the expression of the
current error slope can be written as:
s±(t) ∼= s±(0) = ±VDC − vO(0)
L
− d iLREF (t)
dt
∣∣∣∣∣
t=0
, (6.2)
where all variable quantities are assumed to be well approximated by their initial values
(i.e., taken at t = 0, the beginning of the modulation period). Defining the instantaneous
modulation index as:
m(t) =
vO(t) + L
d iLREF (t)
dt
VDC
, (6.3)
at any modulation period the current error slopes (6.2) can be re-written as:
s± ∼= s±(0) = VDC
L
(±1−m(0)) . (6.4)
From (6.4), it is now immediate to prove that the current error peak amplitude or threshold
(β∗) that determines the desired duration of the modulation period T ∗s is given by:
β∗ =
VDC T
∗
s
4L
Ä
1−m2(0)ä . (6.5)
Equation (6.5) proves that, if constant switching frequency is desired, the current error
threshold β∗ has to be continuously adjusted, to compensate the modulation index vari-
ations determined by non-constant current reference and/or output voltage, as per (6.3).
How this general principle is exploited in the controller is shown next.
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Figure 6-3: Simplified schematic diagram of the FPGA circuit organization with main control
signals.
Principle of the Control Algorithm
The logic of the control algorithm can be explained referring to Fig. 6-3 and Fig. 6-4. The
former shows the simplified internal organization of the FPGA circuit that implements the
algorithm. The latter, instead, shows the current error signal evolution in a few control
cycles around the generic k-th iteration of the algorithm, determined by a wrong hysteresis
threshold positioning at instant t0 = (k−2)T ∗s /2. To explain, as simply as possible, how the
controller brings the current trajectory back to its ideal course, represented by the dashed
line, Fig. 6-4 assumes that no switch dead-times or other error induced by data quantization
affect the circuit operation.
As mentioned above, the purpose of the algorithm is to mimic an analog hysteresis con-
troller. Besides, it is designed to synchronize the current error zero crossing instants with a
predefined pulse sequence, the synch pulses displayed in Fig. 6-4, whose frequency is twice
the desired converter switching frequency. To achieve that, at any sampling clock front, oc-
curring N times in a T ∗s period, a new current error sample is acquired and processed in
parallel by the two detection blocks of the FPGA circuit, highlighted in Fig. 6-3. Their
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Figure 6-4: Internal variable evolution and control algorithm operation in ideal conditions (i.e.,
with no errors in threshold application). The sampling clock period is Tclock = T ∗s /N , where N is
the oversampling ratio of the controller. Synchronization pulses occur at each counter’s mid-count
value, that is, with a period equal to T ∗s /2.
purpose is to verify if either a zero crossing or a threshold crossing condition has occurred.
If neither has taken place, the circuit’s state remains unaltered, and it just keeps waiting
for a new sample. Otherwise, the appropriate sub-circuits are triggered, as explained in the
following.
Zero crossing detection sub-circuit. If a zero crossing is detected, one of the two thresh-
old update sub-circuits is triggered, depending on the current error slope. Indeed, a key
feature of the proposed control strategy is the use of independently regulated positive and
negative hysteresis thresholds. Differently from [109] and thanks to the FPGA hardware
capabilities, at the time of current error zero crossing, only the threshold the current error
is directed to is adjusted. As an example, in Fig. 6-4, at instant t1 the zero crossing detector
triggers the negative threshold update circuit. The sub-circuit calculates the new threshold
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level according to the following equation:
β−(k − 1) = −T
∗
s − 2Terr(k − 1)
T ∗s
· β∗, (6.6)
that can be derived immediately from simple geometrical considerations on the similarity
of triangles. In (6.6), Terr(k−1) represents the synchronization error of the last completed
switching half period, that is the time distance between the zero crossing instant and the
most recent synchronization pulse. In order to measure Terr, the threshold update circuit
takes advantage of two timers, both with clock period equal to Tclock = T ∗s /N , respectively
associated to the positive (Run Up, RU) and negative (Run Down, RD) slope zero crossings.
The timers’ setting is such that: i) they are reset when the target modulation period T ∗s has
elapsed and ii) there is a half-period (i.e., T ∗s /2) delay between them. When the zero
crossing condition occurs, both timers are read and the synchronization error is calculated,
as an integer number of clock periods, according to the following relation:
Terr(k − 1)
Tclock
= CountRD(k − 1)− T
∗
s
2Tclock
, (6.7)
where CountRD(k − 1) is the reading of the timer at the (k − 1)-th algorithm iteration,
indicated in Fig. 6-4. To finalize the calculation of (6.6), the threshold β∗, which is actually
unknown, has to be determined as well. Because β∗ experiences only negligible variations
in a T ∗s /2 interval, the most recently adjusted value of the opposite current error threshold
can be used to determine it. Indeed, again for the similarity of triangles, it results:
β∗ =
∣∣∣β+(k − 2)∣∣∣ · T ∗s
2T+HP (k − 1)
, (6.8)
where T+HP (k − 1) represents the measured duration of the last completed switching half
period, which corresponds to the time distance between two consecutive zero crossings of
the current error.1 To determine T+HP (k − 1), the timers are used once again. Indeed,
T+HP (k − 1)
Tclock
= CountRU(k − 1)− CountRU(k − 2), (6.9)
1The superscript + of T+HP indicates the positive phase of the current error.
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where CountRU( · ) is the reading of the timer at the indicated algorithm iteration. Once
T+HP (k − 1) is measured, substituting (6.8) into (6.6) yields the following final relation:
β−(k − 1) = −
T ∗s
2
− Terr(k − 1)
T+HP (k − 1)
· β+(k − 2). (6.10)
As can be inferred from Fig. 6-4, (6.10) guarantees that the next current error zero crossing
will be synchronized with the following synch pulse at instant t2 = kT ∗s /2. A perfectly
symmetrical expression is used by the other sub-circuit to calculate, at the next iteration,
the adjusted value of the positive current error threshold β+(k) based on the run-up phase
synchronization error [i.e., Terr(k) ∼= 0] and the half period duration in the negative error
phase [i.e., T−HP (k)]. When the algorithm reaches the steady-state, the current error zero
crossings are in phase with the corresponding synchronization pulses and, therefore, the
switching period matches the target value T ∗s . A remarkable advantage of (6.10) with
respect to other frequency regulation strategies, like [201, 205], or others directly based
on (6.5), is that it is completely insensitive to possible variations of system parameters
(e.g., VDC and L). Indeed, it totally relies on time interval measurements.
Threshold crossing detection sub-circuit. The threshold crossing sub-circuit is in
charge of checking the relation between the current error sample and the hysteresis thresh-
olds β+ and β−. When the current error sample crosses one of them, the appropriate
switching action is commanded, so as to determine the current error slope reversal. At the
same time, the measurement of the threshold error is initiated. Indeed, in the practical im-
plementation, the current error slope reversal can be delayed with respect to the threshold
crossing instant, basically due to the acquisition delay and to inverter dead-times, as shown
in the insets of Fig. 6-5. The measurement of the threshold error is used by the threshold
update circuits to correct the threshold level, as explained in the following.
Compensation of Controller’s Non-Idealities
The above explained frequency regulation algorithm is exposed to different systematic and
random error sources. The main ones are represented by:
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Figure 6-5: (a) Internal variable evolution and control algorithm operation in the presence of
dead-times and quantization effects, determining applied threshold amplitude errors. (b) Detail of
(a) where the dead-time induced threshold error is magnified.
1. analog to digital conversion (ADC) delay;
2. inverter dead-times;
3. finite counter resolution;
4. threshold saturation;
5. sampling noise.
These are examined in more detail in the following.
ADC delay and dead-times. The virtualization of the hysteresis comparator, replaced by
a numerical comparison between the current error and hysteresis threshold values, intro-
duces uncertainty in threshold crossing detection and a randomly variable delay in switch
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commutations. Both effects are due to the quantization of the current error. A similar effect
is caused by dead-times, which, however, determine a more systematic and much larger
error. Altogether, these effects can be indicated as threshold errors. Their compensation is
mandatory to achieve high quality switching frequency regulation and to keep zero average
current error. To this purpose, when a threshold is crossed, the detector starts calculat-
ing and storing the difference between the new incoming current error samples and the last
crossed threshold level, until it detects a slope reversal. The last measured difference repre-
sents the threshold error, indicated as ∆β± ( · ) in Fig. 6-5. From this standpoint, the digital
implementation of the hysteresis controller is advantageous with respect to the analog one,
where the threshold error due to dead-times has to be determined through interpolation
[109] or approximated estimation [203]. The calculated error ∆β± ( · ) is then passed to
the appropriate threshold update sub-circuit, which uses it, at its next activation, to correct
the threshold level. As an example, the negative threshold adjustment algorithm, taking
into account threshold errors, is modified as:
β−(k − 1) = −
T ∗s
2
− Terr(k − 1)
T+HP (k − 1)
· îβ+(k − 2) + ∆β+(k − 2)ó−∆β−(k − 3) . (6.11)
A symmetrical expression applies to the positive threshold. Equation (6.11) is the one ac-
tually calculated by the threshold update circuit. Referring once again to Fig. 6-5, it is
possible to see the different corrections, with respect to Fig. 6-4 (dashed trace), necessary
to compensate for the same initial perturbation of the positive threshold. As can be seen,
the presence of a dead-time (TD) makes the first negative threshold adjustment ineffec-
tive in correcting the synchronization error. The threshold error ∆β− (k − 1) is generated
that, in turn, generates the synchronization error Terr (k). However, the measurement of
∆β− (k − 1) and Terr (k) allows the algorithm to adjust the positive threshold β+ (k) and,
in the absence of random threshold errors, to get the synchronization error to zero at the
following zero crossing, namely, the (k + 1)-th.
Because the last positive half period duration is still not equal to its reference value,
at the (k + 1)-th zero crossing, the circuit will actually adjust the negative threshold once
again, this time taking into account the dead-time induced error ∆β− (k − 1). As a result,
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the negative threshold will be set to a less negative value, with respect to the ideal one,
fully compensating the dead-time effect on the average current error. This asymmetrical
threshold positioning allows the current error to keep zero average value, which cannot be
guaranteed by setting β+( · ) = −β−( · ). In that case, the regulation would be maintained
at the expense of an average current error. Instead, keeping the current error zero crossings
synchronized with the reference pulses, zero average current error is guaranteed together
with frequency regulation. Finally, it is possible to notice how the disturbance (i.e., the
wrong initial positive threshold value) is compensated in one and a half modulation pe-
riod, after which the average current error and the frequency error are both back to zero
(neglecting the effects of small random threshold errors).
Finite counter resolution. The choice of Tclock is crucial to the algorithm operation.
Indeed, the algorithm time measurements (6.7) and (6.9) are obtained as integer multiples
of this period, which also represents the uncertainty in the measurement of T±HP . As a result,
the algorithm inherently generates limit cycle oscillations (LCOs), even in ideal conditions
(no dead-times, no quantization or threshold errors). In order to limit the LCO amplitude,
the ratio between the target switching period, T ∗s , and the clock period must not be set too
low. Provided that β±( · ) is represented on more bits than the timing measurements, the
minimum oscillation amplitude is easy to predict, using (6.8). It is given by the following
relation:
∆βLCO = ±2Tclock
T ∗s
· β∗ = ± 2
N
· β∗, (6.12)
which can be used as a basic guideline to choose the maximum applicable Tclock. Because
β∗ and the switching period are proportional to each other, (6.12) proves that the best
case cycle by cycle relative error on frequency regulation is ±2/N . In general, a certain
amplification of the LCO amplitude can take place, due to threshold errors or other non-
linear effects (e.g., saturations), especially when the inverter operates close to the maximum
modulation index. Therefore, (6.12) gives just a best case estimation of the steady-state
frequency regulation error. On the other hand, increasing the sampling rate and clock
resolution beyond a maximum limit, which depends on the slope (6.4) of the current error
and on the resolution of its numerical representation, results in multiple samples falling into
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the same ADC bin. When this happens, there is no real advantage in further increasing the
clock frequency; the uncertainty in zero or threshold crossing detections becomes higher
than Tclock. A criterion to estimate the upper limit of the controller’s clock frequency is
given by:
fmaxclock =
1
Tminclock
=
VDC
L
· 2
nbit ·Ksense,i
FSR
, (6.13)
where FSR is the ADC full scale range and Ksense,i is the current sensor gain, so that the
second term of the product represents the value in amperes of the ADC least significant bit
(LSB). The meaning of (6.13) is that, when the modulation index is zero, the current error
slope is such that one LSB is added for each clock period to the current error representation.
As a result, zero or threshold crossing is detected with a single clock period uncertainty. Of
course, when the modulation index differs from zero only the steeper (i.e., most critical)
zero crossing or threshold crossing in each modulation period is be detected with minimum
uncertainty. However, this is generally enough to ensure an excellent performance.
Threshold saturation. When the converter operates at high modulation index, the con-
duction interval of either S1-S3 or S2-S4 becomes relatively short. The FPGA circuit takes
a definite amount of time, which is denoted as latency time (Tlat), to compute and adjust the
current error threshold after each zero crossing of the current error. Therefore, if the run-up
(or the run-down) phase becomes too short, positive (or negative) synchronization errors
cannot be corrected rapidly enough, which generates undesired transients. In addition, if
the run-up phase, or the run-down phase, becomes shorter than twice the dead-time TD,
the compensation is altogether impossible, as thresholds cannot invert their sign. There-
fore, the algorithm can operate as described above only up to a maximum modulation index
level, which is given by:
Mmax = min
®
1− 4 TD
T ∗s
, 1− 4 Tlat
T ∗s
´
, (6.14)
where Tlat is equal to 550 ns in our hardware, determining a 0.956 maximum modulation
index. To prevent undesired oscillations of thresholds when the modulation index tends to
become higher than (6.14), a saturation strategy needs to be implemented. In our case, any
145
6.1. Hysteresis Current Controller
time the calculated threshold becomes lower than a predefined minimum a fixed threshold
regime is entered; specifically, the last non-saturated threshold value is applied until the
modulation index reduces and threshold calculation no longer results into too small values.
Of course, frequency regulation is lost during saturation, but, thanks to the asymmetrical
threshold positioning, average current control can be maintained.
Sampling noise. The current controller operates comparing current samples to thresholds
and measuring zero crossing synchronization errors. Therefore, a good signal to noise ratio
(SNR) in the current error sampling process is mandatory to achieve satisfactory perfor-
mance. The circuit can be made somewhat tolerant to input injected noise by introducing
hysteretic non-linearities in the zero crossing and threshold crossing detection sub-circuits
and, sacrificing some bandwidth, by implementing an input digital denoising filter. Never-
theless, if the noise level is too high, the resulting jitter in the zero crossing and threshold
crossing detections will rapidly deteriorate the performance. To estimate the controller ro-
bustness, simulations have been performed injecting white noise of increasing power at the
ADC input. Doing so, it has been possible to verify that excellent frequency stabilization
capabilities can be obtained as long as the ADC output SNR is above 60 dB or, in other
words, the controller operates on at least 10 effective bits in the current error representa-
tion; in simulation, an average error below 1% has been achieved, with an adequate value
of N . To guarantee this SNR level, care must be taken in the acquisition board design
and layout. Analog filters can be used as well, but their frequency response needs to be
carefully shaped, so as to avoid significant current error waveform distortion.
6.1.2 Small-Signal Behavior
Because of the non-linear nature of the controller, it is not possible to analytically derive
any equivalent transfer function and verify these considerations by pencil and paper cal-
culations. It is possible, however, to implement a simulation model that allows to test the
controller response to small sinusoidal perturbations of the steady-state reference current.
Based on that, the perturbation effect can be predicted and the controller’s phase lag can be
numerically estimated. The simulation model has been developed replicating, as precisely
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Table 6.2: Hysteresis controller parameters
Parameter Symbol Value
Oversampling rate N 100 -
Circuit latency Tlat 550 ns
as possible, the operational characteristics of the controller implementation described in
Sec. 6.1.1, including ADC and arithmetic quantization, computation delays, ADC latency,
and sampling noise. This model is employed in Sec. 6.3 to verify the behavior of the current
control technique.
6.1.3 Experimental Test
Implementation Details
The circuit in Fig. 6-3 has been implemented in FPGA. The rising edges of a 2 MHz clock
trigger the sequential execution of all the operations described in Sec. 6.1.1; this implies
N = 100. The operations are executed within a time interval not longer then Tlat = 550ns.
Concurrently in the same FPGA, an additional block clocked at 160 MHz continuously read
the ADC circuit (see Appendix A) producing new samples with a throughput of 40 MHz.
These samples are processed by a digital low pass filter and made available to the circuit of
Fig. 6-3.
Results
The controller’s response to current reference step variations is shown in Fig. 6-6 for an AC
current reference signal, synchronized in phase with the imposed 50 Hz, 230 Vrms output
voltage. As can be seen, the transient response is close to ideal, because the inverter keeps
powering up the inductor for the exact time needed to track the new reference current
[see Fig. 6-6(b)]. Then, it immediately resumes modulation with the correct steady-state
duty cycle. As a result, the average converter current settles onto the new reference in the
minimum time compatible with the available converter hardware.
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(a) Reference step change.
(b) Zoomed-in view of (a).
Figure 6-6: AC step reference change.
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Figure 6-7: Statistical distribution of the relative switching frequency regulation error in 2 · 103
control cycles during the AC transient experiment of Fig. 6-6.
The resulting steady-state total harmonic distortion of the injected current is 1.47%. To
illustrate the quality of frequency regulation, Fig. 6-7 shows the statistical distribution of
2000 instantaneous frequency error samples, recorded at each switching period during the
AC transient experiment of Fig. 6-6. The samples are normalized to the target switching
frequency value of Table 6.1. As can be seen, despite the transient, nearly 90% of the
samples fall in a ±5% region around the target value.
6.2 Predictive Current Controller
Predictive current control has been long studied and often proposed as a high performance
solution for a large variety of switch mode power supply applications. In the so-called
dead-beat realization, originally presented in [95], a discrete time model of the controlled
system is used to predict the current trajectory one or more sampling periods in advance, so
as to determine the plant input (i.e., the duty-cycle) that makes the reference tracking error
equal to zero in the same number of periods. The controller is characterized by a relatively
low complexity, and, at the same time, by a very good dynamic performance [208].
On the other hand, the conventional implementations of dead-beat current controllers,
[95, 99, 106, 208–214] are represented by software or firmware routines run by microcon-
trollers or digital signal processors (DSPs); these implementations typically rely on syn-
chronous sampling and PWM processes, where the converter output current is sampled
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once per modulation period. Due to the relatively slow computational speed of conven-
tional digital control hardware, a full modulation period is normally assigned for updating
the duty-cycle. As a result, two modulation periods (best case) are needed to reach the
steady-state after any reference variation. When the current reference is not stepwise con-
stant, but rather varies like, for example, a sinusoidal signal, the tracking delay results into
a non-zero steady-state error. In an attempt to reduce such control delay, the use of state
observers or reference estimators has been proposed [106,210–212,214], but this typically
introduces additional sensitivity to parameter uncertainties and, in some cases, worsens the
large-signal control performance.
In this section, an improved implementation of the dead-beat current controller is con-
sidered that is aimed at two purposes: i) the minimization of the small-signal response
delay and ii) the optimization of the large-signal step response. The FPGA chip is em-
ployed to execute the control algorithm, the digital PWM, and the generation of switch
control signals with dead-times. This organization reduces the control latency (i.e., the
delay between the current sample acquisition and the duty-cycle update) to a negligible
extent, allowing to perform the computations of the algorithm and duty-cycle update in
the same control period. To achieve a faster response to large reference signal variations,
a transient detection sub-circuit is also devised that, when triggered, overrides the dead-
beat controller and operates duty-cycle corrections with minimum delay. This sub-circuit
exploits the oversampling capability of the adopted ADC.
In the following, Sec. 6.2.1 explains the operation principle of the proposed controller
and illustrates the provisions taken to compensate the systematic errors induced by the
hardware non-ideal characteristics. The controller’s small and large-signal responses are
discussed in Sec. 6.2.2 and 6.2.3, respectively. Finally, in Sec. 6.2.4, the final controller’s
behaviour obtained from the experimental setup represented in Fig. 6-1 is shown.
6.2.1 Dead-Beat Controller
The principle of the proposed dead-beat current controller can be explained referring to the
simple converter model shown in Fig. 6-8. The model assumes that the converter generates
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Figure 6-8: Converter equivalent circuit.
a PWM-controlled square wave signal vINV that is filtered by a purely inductive output
filter. It is worth noting that, although any inductor always presents some equivalent series
resistance (ESR), the dynamic associated to the L/R ratio is typically much longer than the
switching period. Because of that, the inductor current dynamics, in a switching period, are
only marginally affected by the ESR and the assumption of an ideal inductor is generally
well verified. The converter output voltage vO is considered to be an exogenous input
to the system, and can be both AC and DC. As a result, the scope of the discussion is
not limited to DC-AC converter applications, but actually applies to any voltage source
converter topology and application that is adequately modeled by the circuit in Fig. 6-8.
Principle of the Control Algorithm
The controller’s logic organization can be explained referring to Fig. 6-9(a). A new current
sample is read every M modulator clock periods (M = 3 in the figure), together with an
output voltage vO sample, for a total number of times Q during the modulation period,
whose duration equals 2N clock periods. In other words, Q represents the oversampling
factor of the controller. The current error at the k-th algorithm iteration, that is,
iL (kTsample) = iLREF (kTsample)− iL (kTsample) , (6.15)
is then computed. The dead-beat controller is conceived to regulate the inverter average
current, whose samples are naturally available at the instants indicated by arrows in Fig. 6-
9(a), which correspond to the geometrical midpoints of the inverter voltage pulses (positive
and negative). Accordingly, the control circuit is designed to select exactly those samples
in the data stream generated by the ADC and to use them to adjust the duty-cycle, aiming
at driving the reference tracking error to zero in a single control period. As a result, the
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Figure 6-9: Dead-beat controller’s operation principle: (a) the controller acquires Q ≥ 2 samples
per switching period, but only those taken in the clock periods marked by the arrows are used to
update the duty-cycle. (b) Detail of the DPWM logic: the binary comparator treats the equality
condition differently in the run-up and run-down phases so that, in the steady-state, a constant
modulating signal generates perfectly symmetrical voltage pulses, centered on the sampling instants.
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duty-cycle is updated twice in each modulation period. As will be shown in Sec. 6.2.3, the
additional current error samples, available any time Q > 2, can be effectively exploited to
improve the controller’s large-signal dynamic response.
Considering Fig. 6-8 and Fig. 6-9(a), the following average current (iL) dynamic equa-
tion can be written:
iL(k + 1) = iL(k) + d(k) · VDC
2Lfsw
− (1− d(k)) · VDC
2Lfsw
− vO(k)
2Lfsw
, (6.16)
representing the zero order hold discrete time version of the inverter output current differ-
ential equation.2 It is now possible to set iL(k + 1) = iLREF (k) and to determine, as a
result, the following duty-cycle update algorithm:
d(k) =
Lfsw
VDC
· iL(k) + vO(k)
2VDC
+
1
2
. (6.17)
The result of (6.17) is the input of the DPWM, whose counter operates according to
the symmetrical pulse generation strategy shown in Fig. 6-9. As long as the converter’s
parameters appearing in (6.16) are exactly known, the reference tracking error is brought
to zero in a single algorithm iteration.
It is worth noting that, in deriving (6.17), the algorithm calculation time is neglected
completely, whereas it is accounted for with a full modulation period delay in the conven-
tional controller formulations. Indeed, (6.17) determines the duty-cycle for the k-th control
period, based on the most recently acquired average current and output voltage samples,
belonging to the same k-th time interval. This is possible because the FPGA circuit is
able to calculate (6.17) in a single clock cycle, which is, in any case, a negligible amount
of time when compared to the switching—or even to the sampling—period. In case of a
conventional software implementation, however, this might not be the case and the com-
putation delay would have to be taken into account. In particular, the application of the
proposed strategy could result into a not negligible duty-cycle limitation. In the case con-
sidered herein, instead, the modulating signal can be updated almost instantaneously, that
is, as soon as new average current and output voltage samples are available.
2Please note that the indication of the sampling period Tsample has been omitted to simplify the notation.
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It is also important to notice that (6.17) is correct as long as the current error sample is
taken exactly at the midpoint of each inverter voltage pulse. This actually requires a suitable
organization of the modulator, that is schematically represented in Fig. 6-9(b). As can be
seen, the equality condition between the required duty-cycle numerical representation dint,
that is an integer number in the range [0, N ], and the DPWM counter is treated differently
in the run-up and in the run-down phase. This asymmetry is essential to guarantee that, in
the steady-state, the modulator generates symmetrical pulses and that the samples taken at
the instants indicated by the arrows correspond exactly to the average value of the inverter
current.
Limit Cycle Oscillations
The current control algorithm (6.17) is exposed to LCO phenomena, as any controller driv-
ing a digital pulse width modulator [215, 216]. These can be caused, primarily, by:
1. insufficient resolution in the DPWM;
2. incorrect choice of the controller oversampling ratio Q.
Each of these causes are discussed and the appropriate countermeasures presented in the
following.
DPWM resolution. In a system like that of Fig. 6-8, the DPWM generates LCOs any
time the duty-cycle required to achieve the V · s balance for inductor L does not match any
of the physically realizable ones (corresponding to one of the possible counter values). As
a result, the controller will always trigger some LCO. However, the LCO amplitude and
frequency can be reduced to practically negligible levels, essentially increasing the DPWM
resolution.
A simple criterion to determine the required DPWM resolution can be explained con-
sidering Fig. 6-9(a) once again. It is possible to see that the minimum applicable duty-cycle
correction is equal to 1/N . Varying the duty-cycle by such a minimum amount determines,
after one half of a modulation period, an average current variation, whose amplitude can be
154
CHAPTER 6. CONTROLLERS FOR DISTRIBUTED ENERGY RESOURCES
compared to the current error least significant bit value (qADC). Assuming uniform quanti-
zation and unsigned representation for the current samples, the following inequalities can
be found:
1
N
≤ k · LSBi
2
⇔ fclock ≥ VDC
L
2nbit
iMAXL
, (6.18)
where iMAXL represents the full scale range (FSR) of the current sensor and k = Lfsw/VDC
is here defined as the predictive current controller gain. Satisfying these conditions guar-
antees that enough resolution is available in the DPWM to make all LCOs so small in
amplitude to have a negligible impact on the controller’s performance. With the con-
troller parameter values listed in Table 6.1, VDC = 400 V and L = 1.2 mH, condition
(6.18) requires a 27.31 MHz minimum clock frequency for the DPWM. For this reason,
fclock = 28 MHz has been considered in the controller implementation, yielding N = 700
when the switching frequency is set to 20 kHz.
Oversampling factor Q. With the proposed algorithm, LCOs can take place even in the
presence of very high, ideally infinite, DPWM resolution, unless: i) the sampling process is
synchronized with the modulator and ii) an even number of current error samples is taken
in each modulation period. Only if these necessary conditions are met, in the steady-state
all zero crossings of the current error signal are aligned with the average current sampling
instants and, consequently, undesired transients are avoided.
Synchronization is ensured by the hardware organization of the controller, where the
ADC sampling clock is directly derived from the DPWM clock. In addition, in order to get
an even number of samples per switching period, the following design constraint must be
satisfied:
Q = 2N/M = 2P N, M, P, Q ∈ N, N ≥M. (6.19)
In other words, not any oversampling factor is compatible with a given DPWM resolution.
Systematic Errors
The described controller is capable of excellent steady-state performance in ideal condi-
tions. In practice, however, the control action is negatively affected by switching dead
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times, that are obviously unavoidable. Besides, the ADC latency and—to a much lesser
extent—the FPGA calculation delay may induce further systematic control errors. Details
on the compensation of these systematic errors are provided in the paper [195].
6.2.2 Small-Signal Behavior
If the above described modulator logic is adopted, then the algorithm (6.17) achieves an
ideal one-step delayed dead-beat response to any step reference change. Indeed, by Z-
transforming (6.17) the following small-signal discrete time transfer function can be de-
fined:
R(z) =
D(z)
IL(z)
=
Lfsw
VDC
= k, (6.20)
where IL(z) and D(z) are the Z-transform of the current error and the duty-cycle se-
quence, respectively. Similarly, Z-transforming (6.16), under the assumption of exact sys-
tem parameter identification, yields:
G(z) =
IL(z)
D(z)
=
1
k
· z
−1
1− z−1 . (6.21)
Calculating now the unity feedback closed loop transfer function between the current ref-
erence sequence and the actual average current sequence it results:
W (z) =
IL(z)
ILREF (z)
=
R(z)G(z)
1 +R(z)G(z)
=
z−1
1−z−1
1 + z
−1
1−z−1
= z−1. (6.22)
Equation (6.22) proves that, in a small-signal sense, the algorithm (6.17) generates a current
that is a single control period delayed replica of its reference.
It is worth noting that the implementation considered herein reduces the small-signal
delay to the minimum achievable duration for a linear, PWM based controller, namely, to
one half of the modulation period. This is exactly one quarter of what has been achieved in
past implementations like, for example, [97, 209, 210].
A potential limitation for the predictive controller is represented by model mismatches
or parametric uncertainties, extensively discussed in several papers, such as [97] or [209].
The same approach adopted in [97,209] can be applied to the proposed controller to evalu-
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Figure 6-10: Small-signal step response in ideal conditions.
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Figure 6-11: Small-signal step response as in Fig. 6-10, but with ∆L/L = +0.35.
ate its sensitivity to parametric uncertainties. From (6.22), it is immediate to prove that the
closed loop system eigenvalue is given by:
λ = ±∆L
L
= ± Lˆ− L
L
, (6.23)
where ∆L represents the absolute uncertainty on the value of inductor L, that is, the differ-
ence between its estimated value Lˆ and its true value L. As can be seen, the eigenvalue lies
within the unity circle any time the relative uncertainty is lower than 100%. Because the
inductor variations, even in the presence of partial core saturation, are not likely to be so
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large, the controller poses no real stability issues. However, experiments and simulations
show that noticeably less ideal dynamic responses (with respect to Fig. 6-10) are obtained
any time the parametric error is higher than ± 20%. An example of the effects of a +35%
inductance estimation error in the controller is shown in Fig. 6-11. As can be seen, al-
though the system is still asymptotically stable, the current error is no longer nulled in a
single step; instead, a damped oscillation appears. Therefore, adequate inductance char-
acterization and construction is required to get a consistently high performance from the
proposed dead-beat controller.
6.2.3 Large-Signal Response Improvement
As shown in Sec. 6.2.1, the controller modifies the duty-cycle only at predefined instants,
separated by time intervals of one half of a switching period. This not only affects the
small-signal properties, but also the controller’s dynamic response to large-signal reference
step changes. If no provision is taken, the latter will be characterized, in the worst case,
by one additional control period delay, which may represent a severe penalization in high
performance applications where the current controller is expected to frequently experience
fast current reference variations.
Oversampling the current error signal, in principle, may reduce the large-signal re-
sponse delay, provided that the controller can exploit effectively the additional current sam-
ples. To this exact purpose, our control hardware is designed to allow high oversampling
factors, that is, to allow the current error to be sampled much more than twice per modu-
lation period. A schematic view of the control hardware and of the FPGA circuit is shown
in Fig. 6-12 and Fig. 6-13, respectively. As can be seen, taking advantage of the additional
available samples, a large transient detection sub-circuit that is aimed at monitoring the
current error time derivative is added to the controller.
Any time the error rate of change becomes significantly larger, in absolute value, than
the maximum current variation that is physically possible within a single sampling period
interval, namely,
sMAX =
2VDC
Lfsample
, (6.24)
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Figure 6-13: FPGA circuit with controller, modulator and transient detection sub-circuits.
the circuit overrides the dead-beat controller and modulator operation and imposes 0 or
100% duty-cycle, depending on the sign of the current error derivative. Please note that
(6.24) is a highly selective triggering condition, scarcely prone to noise induced “false pos-
itives”. Indeed, the controller reacts only to those transients that would certainly drive the
modulator to saturation at the following duty-cycle calculation. The maximum response
delay is thus reduced to a single sampling period (plus the ADC latency). If the oversam-
pling factor Q is relatively high, the reaction time can be much smaller than one half of a
modulation period.
Once the current error is reduced so much that the current variation required to hit
the reference in a control period is smaller than sMAX , the dead-beat controller is resumed.
Because the controller equation is instantaneous (i.e., no memory is kept of previous control
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(c) Reference step change with transient detection sub-circuit and
oversampling factor Q = 50
Figure 6-14: Controller large-signal step response during operation with a high modulation index,
m ≥ 0.9.
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Table 6.3: Dead-beat controller parameters
Parameter Symbol Value
Clock frequency fclock 28 MHz
DPWM resolution N 700 -
Oversampling rate Q 50 -
Voltage sensor gain Av 2.5 mV/V
cycles) no settling transient can be generated.
The improvement in the large-signal response determined by this control strategy is
shown in Fig. 6-14, where the converter operation at a relatively high modulation index is
displayed without [Fig. 6-14(a)] and with [Fig. 6-14(b) and 6-14(c)] the transient detec-
tion sub-circuit. As can be seen in Fig. 6-14(a), without the sub-circuit the current refer-
ence variation is detected with a certain delay, indicated by ∆T . In addition, because the
modulation index is high, an undershoot is generated. Indeed, without oversampling, the
controller acquires just three current error samples during the transition. In this particular
case, the samples happen to be placed so that no correction is applied to the duty-cycle until
the current has gone well below the desired set-point. Thanks to oversampling (Q = 10),
in Fig. 6-14(b) the response delay is significantly reduced, together with the undershoot
effect. Finally, in Fig. 6-14(c), that considers a higher oversampling factor (Q = 50), both
the delay and the undershoot are practically eliminated. It is worth noting, however, that
undershoot (as well as overshoot) effects are not easily observed at lower modulation in-
dexes, even if the detection sub-circuit is not activated. Indeed, for a low current rate of
change, a relatively large number of samples is taken during any transient, so that the con-
ventional sampling strategy is typically able to prevent severe controller saturation. The
response delay instead, cannot be avoided. Therefore, the transient detector provides the
most significant practical benefits exactly in the minimization of the response delay. With
the controller parameter values listed in Table 6.3, the step response delay in large-signal
conditions is expected to be, in any case, lower than 1.5µs, a very low value that is experi-
mentally verified in the following section.
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6.2.4 Experimental Test
Implementation Details
The FPGA implementation circuit comprises two different clock domains, this allows to
optimize power consumption and relax synthesis constraints whenever possible. The fastest
domain operates on a 60 MHz clock, and includes the calculator of equation (6.17), the
ADC read sub-circuit and the transient detector sub-circuit. Differently from the calcu-
lator, which operates on demand, the ADC read circuit is continuously working in the
background, so as to make transient detection possible. Calculations are always executed
in a single master clock cycle. Accordingly, the observed worst case duty-cycle update
delay is equal to two clock periods (i.e., ∼= 33 ns), the first one being used to transfer the
samples from the ADC to the calculator and the second one to perform the calculation of
(6.17). Such a delay represents a negligible fraction of the 50µs modulation period, and
would still be negligible even if significantly higher modulation frequencies (up to a few
hundred kHz) are considered.
The DPWM is implemented in a different, 28 MHz clock domain and represents the
heart of the circuit. Its clock is used to derive the ADC clock, which is one of the outputs
of the FPGA chip. Setting M = 28, a 1 MHz sampling frequency (i.e., Q = 50) has
been obtained. The other FPGA outputs are the inverter switch gate signals, once again
generated by the modulator sub-circuit. In addition, the DPWM unit generates all the
internal synchronization signals, like the data request signal, used to activate the control
equation calculator at the desired instants.
Results
The controller’s response to current reference step variations is shown in Fig. 6-15 for
an AC current reference signal synchronized in phase with the imposed 50 Hz, 230 Vrms
output voltage. Similarly to what observed in Sec. 6.1.3 for the case of the hysteresis con-
troller, the transient response is close to ideal, notably, the current variation has maximum
speed, with no unnecessary switching and no undesired settling transient taking place [see
Fig. 6-15(b)]. Therefore, the average converter current settles onto the new reference in the
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(a) Reference step change.
(b) Zoomed-in view of (a).
Figure 6-15: AC reference change.
minimum time compatible with the available converter hardware.
In Fig. 6-16 the controller’s response to a reference step variation is shown. Thanks
to the oversampled implementation and to the transient detection algorithm, the controller
can react well before the expected duty-cycle update instant, differently from what a con-
ventional implementation would do, which yields a negligible large-signal response delay.
This is clearly visible in Fig. 6-16(a), where the current inverts its slope immediately after
the reference signal has changed. A clean response with no overshoots and no visible limit
cycle effects is hence obtained, which confirms the simulation result of Fig. 6-14(c).
For better highlighting the improvement with respect to a more conventional imple-
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(a)
(b)
Figure 6-16: Experimental DC step responses of the proposed current controller to a step reference
variation from −15 A to +15 A and vice-versa. (a) with the transient detection circuit enabled; (b)
without transient detection. Traces are: inductor current iL (5 A/div) and reference current signal
iLREF (200 mV/div). Time-base: 100µs/div.
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Figure 6-17: Current error acquisition and processing circuit structure of the oversampled PI
controller.
mentation, Fig. 6-16(b) shows the step response when the transient detection algorithm
is disabled. In this case, the current does not change its trajectory until the next duty-
cycle adjustment is triggered by the DPWM, which determines, in this particular example,
a 18µs additional response delay. As mentioned before, because the modulation index is
low (specifically, it is close to zero), no undershoot takes place, even if the transient detector
is disabled.
6.3 Comparison
In this section the proposed oversampled current controllers are compared with a more
conventional solution, represented by the oversampled proportional-integral (PI) current
controller. This comparison aims at quantifying the advantages and disadvantages char-
acterizing the different approaches and at highlighting the improvements brought by the
proposed solutions described in Sec. 6.1 and Sec. 6.2.
6.3.1 The Conventional Oversampled PI Current controller
The hardware configuration of the controller is schematically shown in Fig. 6-17. As can be
seen, the current error is sampled and subsequently processed at the occurrence of a clock
pulse, derived from the DPWM clock that defines the time resolution of the modulation
period. The typical signals for this type of controller are illustrated in Fig. 6-18, where the
considered symmetrical DPWM implementation is displayed.
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Figure 6-18: Digital pulse width modulator operation with a multi-sampled proportional integral
(PI) current controller. The modulating signal m is the PI controller output, TDPWM = 1/fDPWM
and Tsw = 1/fsw.
As usual, the DPWM clock frequency is an integer multiple of the switching frequency,
so that each modulation period is divided into 2N DPWM clock periods, with:
N =
1
2TDPWM fsw
=
fDPWM
2 fsw
. (6.25)
The current error is acquired every M DPWM clock cycles with M chosen among the
integer sub-multiples of N , that is, N/M = P, P ∈ N. As a result, the oversampling
factor Q of the controller can be defined as:
Q = 2
N
M
. (6.26)
As well known, closing a control loop around a DPWM may cause the occurrence
of LCOs, even when oversampling is not considered [215]. A detailed analysis of this
phenomenon for oversampled voltage regulation loops in buck converters is presented in
[217]. Even if the considered controller is aimed at regulating the converter current, the
same problem can obviously be expected to take place. In order to minimize its impact
on the converter’s performance the following criterion has been applied: supposing a one
LSB wide duty-cycle oscillation is taking place, this can be considered to have negligible
consequence if it generates an average current variation, in a switching period, that is lower
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than half the zero bin of the current error sample numerical representation. Basically, this
happens when:
fDPWM ≥ 2
nbit+1 VDC
L iMAXL
, (6.27)
where iMAXL represents the full scale range in ampere of the current sensor. Clearly, (6.27)
does not represent a necessary nor a sufficient condition to prevent LCOs, because larger
duty-cycle variations can be generated, depending on the control system non-linearities,
but also on the presence of noise. Adopting (6.27) as a design criterion guarantees that
enough resolution is available in the DPWM to prevent the most common LCO condition,
that is the non-existence of a stable DC operating point for the modulator, from perturbing
the current controller significantly. In general, this makes the impact of the LCO on the
regulated current practically negligible.
The PI controller gains can be easily selected imposing the desired crossover frequency
and phase margin. Exploiting oversampling, the small-signal delay of the DPWM with
symmetrical, triangular carrier reduces by a factor Q with respect to its natural implemen-
tation where, as known, it exactly corresponds to a Tsw/2 ZOH delay [218]. As a result,
the current loop bandwidth can be pushed closer to its theoretical limit, determined by the
converter output impedance.
It is easy to prove that the closed loop transfer function between the current reference
and the inverter output current is given by the following expression:
WIPI (s) =
IL(s)
ILREF (s)
=
GPWM (s)
ZO(s)
H(s)
1 + GPWM (s)
ZO(s)
H(s)
, (6.28)
where
GPWM(s) = ki,sense
2VDC
N
· e−Tsw2Q ;
ZO(s) =
1
sC
//ZG(s) + sL+ ESRL ∼= sL;
H(s) = KP +
KI
s
.
(6.29)
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Equation (6.28) is important to estimate the equivalent small-signal delay of the closed loop
current controller. Please note that the approximation ZO(s) ∼= sL only holds around the
controller’s crossover frequency and is not considered in the analysis of the small-signal
performance, but just to design the PI controller.
6.3.2 Experimental Results
The PI controller has been designed for a 3 kHz bandwidth and 60◦ minimum phase margin.
The oversampling factor has been set to Q = 20; the same factor has been used for the
predictive controller as well. Instead, for the hysteresis controller, the oversampling factor
has been chosen four times higher to guarantee a sufficiently tight control of the converter
switching frequency.
Small-Signal Response Test
One of the expected outcomes of the comparison presented in this section is the estimation
of the small-signal response characteristics of each of the considered current controllers.
For the linear controllers, an analytical solution to the problem, albeit under some simpli-
fying assumptions, is reported in Sec. 6.3.1 and Sec. 6.2.2. For the non-linear controller of
Sec. 6.1, instead, only numerical simulation and experimental measurements can give an
estimation of the achievable phase lag, as mentioned in Sec. 6.1.2.
Experimental measurements have been performed for the three controllers and com-
pared to analytical or, for the hysteresis controller, simulation results. The tests have been
performed injecting a small sinusoidal perturbation signal into the current control loop and
measuring the output current. The perturbation amplitude was set equal to 5% of the con-
sidered DC reference current. Then, Discrete Fourier Transform (DFT) has been calculated
on the output current samples in a sufficiently large time span, so as to determine the phase
and amplitude of the injected perturbation effect with adequate resolution and precision. In
all experiments, the converter output voltage has been externally controlled to a constant
DC level so as to achieve constant modulation index operation. The modulation index,
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defined as:
m(t) =
vO(t)
VDC
, (6.30)
has been set to the value corresponding to the peak of the expected average sinusoidal
output voltage, equal to about 0.82. The results are presented in Fig. 6-19.
It is interesting to observe how experiments confirm the analytical results for the lin-
ear controllers, and the hypothesis on the hysteresis controller dynamic performance. In
absolute terms, all the controllers guarantee a high performance level. In the considered
bandwidth, extending from 10 Hz to 3.0 kHz, the amplitude response is practically flat (the
measured maximum deviation is lower than 3 dB) while the phase shift is minimum for the
hysteresis controller (equal to −3◦ at 3.0 kHz) and maximum for the PI controller (equal to
−49◦ at 3.0 kHz).
Large-Signal Response Test
In this case, the controllers have been compared by considering their settling transients af-
ter a step change of the constant reference current. The obtained experimental results are
shown in Fig. 6-20 and Fig. 6-21. In particular, Fig. 6-20(a) and Fig. 6-20(b) show the
measured responses to a change in the reference current from 0 A to 10 A and from 10 A
to 0 A, respectively, when the converter output is connected to a voltage source imposing
vO = 280 V. The relatively high, positive output voltage causes the positive current slope
to be much lower than the negative one; the latter case allows to highlight how the best
responsiveness is offered by the hysteresis and the predictive controllers, while the worse
one is given by the PI controller. In all the cases, the reference step change is detected
with minimum delay, specifically in a single sampling period. Consistent results are ob-
tained in grid-tied operation as well; Fig. 6-21 shows the response to 180 ◦ phase steps in
a 50 Hz sinusoidal reference current. A different test consisted in tracking a 50 Hz, 10 A
peak amplitude, sinusoidal reference signal and measuring the resulting THD, considering
harmonic components up to order 40. During the test, the grid voltage was intentionally
polluted with third, fifth, seventh and eleventh harmonics, for a total THD equal to 3%.
Table 6.4 reports the most relevant results of the performed experiments in the three cases.
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Figure 6-19: Bode plots from the analysis (dashed) and experiments (solid) of: (a) PI, (b) dead-
beat, (c) hysteresis. The analysis is replaced by numerical simulation in case (c).
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Table 6.4: Experimental results for the current controllers
PI Predictive Hysteresis
Phase shift @ 0.5 kHz −8◦ −5◦ −0◦
Phase shift @ 1.0 kHz −18◦ −10◦ −1◦
Phase shift @ 2.0 kHz −37◦ −19◦ −2◦
Phase shift @ 3.0 kHz −49◦ −28◦ −3◦
THD of 50Hz sinusoid 1.52% 0.82% 1.47%
As far as the measured total harmonic distortion of the inverter current is concerned,
it is possible to notice that: i) all the controllers guarantee low distortion levels, which
implies a good rejection of disturbances coming from the grid voltage, ii) by comparing the
measured THDs, the predictive controller performs better than the other two controllers and
that the PI controller shows the highest distortion. Fact ii) happens because the wide small-
signal bandwidth of the predictive and the hysteresis controllers allows to better reject grid
voltage disturbances with respect to the PI controller, whereas the low frequency harmonics
disturb the instantaneous switching frequency control of the hysteresis controller and make
it perform worse than the predictive one in terms of current THD.
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1->
2->
3->
(a) Positive step of the reference current (vO = 280 V)
1->
2->
3->
(b) Negative step of the reference current (vO = 280 V)
Figure 6-20: Experimental measurement of the considered controllers’ large-signal step re-
sponses.
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1->
2->
3->
Figure 6-21: Experimental measurement of the considered controllers’ large-signal step re-
sponses: 180 ◦ phase steps of a sinusoidal reference current during grid-tied operation (VG =
230VRMS, f1 = 50 Hz).
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6.4 Summary
In this chapter, a couple of digital, high performance, current controllers that perfectly fit
the requirements of grid-tied converters are presented. In particular these controllers fit the
needs of utility interface converters, as explained in details in [192].
The first controller is a fixed-frequency hysteresis current controller. Its operation re-
sults into an almost constant switching frequency in steady-state, while retaining the wide
small-signal bandwidth and minimum large-signal response delay that are typical of non-
linear controllers. The second controller is a minimum delay version of the dead-beat
current controller. With this technique the small-signal response delay is reduced to one
quarter of a switching period; the large-signal response delay is reduced to a single sam-
pling period, plus the ADC latency.
The performances of the proposed current controllers are demonstrated by means of
a laboratory prototype and compared with a more conventional controller, precisely, the
oversampled PI regulator. The comparison shows that all the considered controllers at-
tain high performance levels. In the considered bandwidth—spanning the frequency range
[10Hz, 3.0 kHz]—the amplitude response is practically flat while the phase shift is min-
imum for the hysteresis controller (equal to −3 ◦ at 3.0 kHz) and maximum for the PI
controller (equal to -49 ◦ at 3.0 kHz). Reference step changes are detected with both mini-
mum delay and rise time for the hysteresis and deadbeat controllers, while the response of
the PI regulator is, consistently with its small-signal bandwidth, significantly slower. As
discussed in [192], the results attained with the reported studies provide insights on how to
select the most appropriate controller for particular applications, such as the one relevant
to utility interface converters.
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Chapter 7
The Power-Based Control
This chapter describes a model-free control algorithm, called power-based control, where
a master controller drives all distributed units to pursue the goals of secondary and ter-
tiary control (see Table 2.2 in Ch. 2). In particular, the algorithm aims at regulating the
power injection of controllable DERs (i.e., UI and EGs) so that the following objectives are
simultaneously fulfilled:
• power flow at the PCC of the microgrid follows a pre-assigned profile;
• voltage magnitudes at the point of connection of controllable DERs are below a given
threshold.
The former is an extremely valuable feature for a microgrid clustering renewable sources
because it enables dispatchability. The latter allows to manage distribution network con-
gestion during periods of peak production, so that to limit the stress to electrical infrastruc-
tures. To the purpose, each active unit is committed to contribute to microgrid power needs
in proportion of its power capability, leading to a uniform utilization of DERs and thermal
stress in EPPs.
It is shown that, when integrated into the master/slave architecture described in Ch. 5,
the final microgrid can benefit of favorable features in terms of stability, robustness to grid
parameter variations, dynamic response, and implementation requirements.
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7.1 Microgrid Architecture and Control
Let’s refer to the master/slave microgrid architecture introduced in Ch. 5, Fig. 5-1 and
Fig. 5-2. It comprises a utility interface (UI), N energy gateways (EGs), and a set of pas-
sive nodes. As explained in Sec. 5.2, the UI permanently performs as a voltage source,
and behaves as grid-supporting unit in grid-connected operation and as grid-forming unit
in islanded operation. The EGs are always controlled as current sources. An ICT infras-
tructure provides the communication link between the UI, located at the PCC and hosting
the microgrid master controller (MC), and the EGs, spread over the grid and performing as
slave units.
To regulate the PCC power flow, the power-based control uses the principles described
in Sec. 5.1. Specifically, in the power-based control the interaction among the MC and
the EGs takes place in two phases. In the first phase, MC gathers from each EG a data
packet that conveys the information of its local energy availability; in the second phase,
MC broadcasts to all the EGs a common control packet that is finally translated by each
EG into a particular power reference.1 Power references are derived by EGs taking into
account constraints on power availability and the maximum voltage magnitude (V max) at
the point of connection. Fig. 7-1 highlights the two phases.
The following sections describe the operation of the power-based control algorithm in
more details.
7.2 Data Collection
At the beginning of the (` + 1)-th cycle, that is, at time instant `T , the MC determines
the total active power pMG(`) and reactive power qMG(`) absorbed by the microgrid at
PCC.2 This power is equal to the sum of the power drawn from the mains (i.e., pG, qG) and
the power delivered by the UI (i.e., pUI , qUI). Moreover, for n ∈ {1, . . . , N}, the local
controller of the n-th EG (i.e., EGn) sends the following data to the MC:
1It is worth remarking that to broadcast a single, unique, reference to all the controllable units represents
an advantageous feature of the approach, because it limits the workload to the communication infrastructure.
2For convenience, quantities are denoted simply by indicating the relevant control cycle, therefore, for
example, by using pMG(`) in place of pMG(`T ).
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• the active power pn(`) and the reactive power qn(`) generated during the `-th control
cycle;
• the estimated active power pˆn(` + 1) that will be generated by the local renewable
source in the current control cycle, namely, during the time interval (`T, (`+ 1)T );3
• the estimated minimum active power pˆminn (`+1) and maximum active power pˆmaxn (`+
1) that the EG can inject during the current control cycle by taking into account all
the local constraints, including the maximum power that can be delivered (pˆoutSn ) or
absorbed (pˆinSn) by the local energy storage unit; in particular:
– if |vn(`)| < V max (i.e., no voltage violations), then:
 pˆ
min
n (`+ 1) = pˆn (`+ 1)− pˆinSn (`+ 1)
pˆmaxn (`+ 1) = pˆn (`+ 1) + pˆ
out
Sn (`+ 1)
, (7.1)
during grid-connected operation, and
 pˆ
min
n (`+ 1) = −pˆinSn (`+ 1)
pˆmaxn (`+ 1) = pˆn (`+ 1) + pˆ
out
Sn (`+ 1)
, (7.2)
during islanded operation;
– if |vn(`)| ≥ V max, which corresponds to an overvoltage condition at the point
of connection of the n-th EG, then pˆminn , pˆ
max
n and pˆn are set equal to pn(`), that
is:
pˆminn (`+ 1) = pˆ
max
n (`+ 1) = pˆn(`+ 1) := pn(`) . (7.3)
• the rated apparent power aˆn(` + 1) of the EPP of the EG inverter and its temporary
overloading capability aˆovern (`+ 1).
In a basic implementation, the estimated quantities for cycle ` + 1 are simply considered
equal to the values at control cycle `. In more advanced implementations, during grid-
connected operation it is possible to take advantage of additional information (e.g., node
3This estimate can be done on the basis of the status of the adopted renewable source (e.g., irradiation
measurements for photovoltaic modules).
178
CHAPTER 7. THE POWER-BASED CONTROL
voltage statistics, weather forecasts) to learn how to conveniently define, on a long-term
basis, the parameters pˆoutSn and pˆ
in
Sn, for example, in order to maximize the local energy
production.
It is worth remarking how definitions (7.1) and (7.2) given for the estimated minimum
active power pˆminn reflect different control priorities in grid-connected and islanded oper-
ation. Indeed, during grid-connected operation it is more advantageous to extract all the
power available from renewables (e.g., by operating PV sources at their maximum power
point), whereas during islanded operation it is of paramount importance to guarantee the
active power balance for the islanded system. In this light, pˆminn is set equal to pˆn − pˆinSn in
grid-connected mode, so that each EG would produce at least the power available from the
local source, independently from the state of charge of the local energy storage, whereas
equal to −pˆinSn during islanded mode, to allow EGs to provide non-positive active power
injection when generation exceeds absorption.
7.3 Preprocessing
Concurrently with the operation of EGs, on the basis of the collected data the master con-
troller determines:
• the total active and reactive power delivered by EGs along cycle `:
pn,tot (`) =
N∑
n=1
pn (`) , (7.4)
qn,tot (`) =
N∑
n=1
qn (`) ; (7.5)
• the total active and reactive power absorbed within the microgrid along cycle ` by
non-controllable units (i.e., non-controllable loads and DERs):
pl,tot (`) = pMG (`) + pn,tot (`) , (7.6)
ql,tot (`) = qMG (`) + qn,tot (`) ; (7.7)
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which takes into account comprehensively the overall electrical load and the losses
on the power lines.
• the estimated active power pˆl,tot (`+ 1) and reactive power qˆl,tot (`+ 1) that will be
absorbed by microgrid loads in the next control cycle `+ 1 and the reference for the
total power p∗n,tot (`+ 1), q
∗
n,tot (`+ 1) to be delivered by EGs:
pˆl,tot (`+ 1) = pl,tot (`)
p∗n,tot (`+ 1) = pˆl,tot (`+ 1)− p∗MG (`+ 1)
, (7.8)
qˆl,tot (`+ 1) = ql,tot (`)
q∗n,tot (`+ 1) = qˆl,tot (`+ 1)− q∗MG (`+ 1)
, (7.9)
where p∗MG (`+ 1) and q
∗
MG (`+ 1) represent the assigned reference power flow for
the microgrid for the next control cycle;
• the estimated total active power generated by EGs in cycle `+1 and the corresponding
upper and lower limits:
pˆn,tot (`+ 1) =
N∑
n=1
pˆn (`+ 1) , (7.10)
pˆminn,tot (`+ 1) =
N∑
n=1
pˆminn (`+ 1) , (7.11)
pˆmaxn,tot (`+ 1) =
N∑
n=1
pˆmaxn (`+ 1) ; (7.12)
• the estimated maximum reactive power that the active nodes can deliver in normal
operation or in overloading condition in cycle `+ 1:
qˆmaxn (`+ 1) =
»
aˆ2n (`+ 1)− pˆ2n (`+ 1)
qˆmaxn (`+ 1) =
N∑
n=1
qˆmaxn (`+ 1)
, (7.13)
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qˆovern (`+ 1) =
»
aˆover 2n (`+ 1)− pˆ2n (`+ 1)
qˆovern (`+ 1) =
N∑
n=1
qˆovern (`+ 1)
. (7.14)
Based on the global status of controllable DERs (i.e., EGs) obtained above, the MC
regulates the power flow at the PCC to track the references p∗MG, q
∗
MG, given a pre-assigned
power absorption profile from the main grid p∗G, q
∗
G. Accordingly, the power exchange at
the terminals of the UI are:
pˆUI(`+ 1) = p
∗
MG(`+ 1)− p∗G(`+ 1) , (7.15)
qˆUI(`+ 1) = q
∗
MG(`+ 1)− q∗G(`+ 1) . (7.16)
While references p∗G, q
∗
G, that are actuated by the UI [219], are either set according to the
negotiation on energy exchange with the DSO taking place in the tertiary control layer
(see, e.g., Sec. 2.5.3 and [71]) or set to zero during the islanded operating mode, references
p∗MG, q
∗
MG are locally adjusted by the MC according to the energy state of the UI, like, for
example, in [39].
7.4 Setpoint Computation
The estimated quantities (7.8)-(7.14) are the input data for the control algorithm that drives
the distributed EGs. In order to actuate it, the MC generates two control variables αp and
αq (both ranging in the interval [0, 2]) that are finally broadcasted to all the EGs, namely,
applied to the whole microgrid. Once new control coefficients are available, each EG
autonomously compute its own set-point of power to be exchanged with the grid (p∗n, q
∗
n).
The following subsections describe how control variables αp and αq and set-points p∗n
and q∗n are calculated, respectively, by the MC and the EGs.
7.4.1 Active Power Control
The active power is controlled by variable αp, which is set by the MC depending on the
operation mode. Four operating modes can be distinguished:
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1) p∗n,tot (`+ 1) < pˆ
min
n,tot (`+ 1) in this case, the loads are expected to absorb a total
active power lower than the minimum power the active nodes can deliver. As a
result, the MC sets:
αp = 0 , (7.17)
and each EG sets its active power reference p∗n (`+ 1) at the minimum allowed value:
p∗n (`+ 1) = pˆ
min
n (`+ 1) . (7.18)
The power balance can temporarily be ensured by diverting the power in excess to
the UI, which stores it in its energy storage device, as described in [38]. Of course,
this situation can be sustained for a limited time, then loads and/or generators must
be readjusted (e.g., MPPT’s must be de-tuned so as to extract less power) to restore
equilibrium.
2) pˆminn,tot(` + 1) ≤ p∗n,tot (`+ 1) < pˆn,tot (`+ 1) the expected load power is lower than
the generated power but the excess of generation can be temporarily diverted into
distributed storage units. In this case, the UI does not contribute to power balance,
and the MC sets the value of αp as:
αp =
p∗n,tot (`+ 1)− pˆminn,tot (`+ 1)
pˆn,tot (`+ 1)− pˆminn,tot (`+ 1)
, 0 ≤ αp < 1 . (7.19)
Correspondingly, each active node sets its active power reference as:
p∗n (`+ 1) = pˆ
min
n (`+ 1) + αp
Ä
pˆn (`+ 1)− pˆminn (`+ 1)
ä
. (7.20)
3) pˆn,tot (`+ 1) ≤ p∗n,tot (`+ 1) < pˆmaxn,tot (`+ 1) the expected load power is higher than
generated power but the difference can be supported, temporarily, by distributed en-
ergy storage. In this case, the UI does not contribute to power balance, and the MC
sets the value of αp as:
αp = 1 +
p∗n,tot (`+ 1)− pˆn,tot (`+ 1)
pˆmaxn,tot (`+ 1)− pˆn,tot (`+ 1)
, 1 ≤ αp < 2. (7.21)
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Correspondingly, each active node sets its active power reference as:
p∗n (`+ 1) = pˆn (`+ 1) + (αp − 1) (pˆmaxn (`+ 1)− pˆn (`+ 1)) . (7.22)
4) p∗n,tot (`+ 1) ≥ pˆmaxn,tot (`+ 1) the loads are expected to absorb a total power which is
greater than the maximum power the active nodes can deliver. In this case the MC
sets:
αp = 2 . (7.23)
Correspondingly, each active node sets its active power reference as:
p∗n (`+ 1) = pˆ
max
n (`+ 1) . (7.24)
The power balance can temporarily be ensured at the expense of the energy stored in
the UI. After some time, of course, some of the loads and/or generators will have to
be readjusted to restore the equilibrium.
By considering (7.18), (7.20), (7.22), (7.24), the control law for EGs written in a compact
form is:
p∗n = pˆ
min
n (`+ 1)+
+
Ä
pˆn(`+ 1)− pˆminn (`+ 1)
ä · min (αp, 1) +
+ (pˆmaxn (`+ 1)− pˆn(`+ 1)) · max (αp − 1, 0) . (7.25)
The control principle behind (7.25) is to make EGs to contribute to the power needs of the
microgrid—measured at the microgrid’s PCC—in proportion of their capability of deliver
or absorb power, thus allowing to obtain a uniform exploitation of available resources,
without preventing EGs to pursue local objectives.
Voltage Magnitude Control
In order to maintain the voltage magnitudes at active nodes below a given threshold V max,
for n ∈ {1, . . . , N}, EGn applies a voltage control which is based only on local measure-
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ments of the voltage magnitude. Precisely, EGn continuously measures |vn| and, in case
an overvoltage occurs at some time instant t¯, it adjusts the power injection according to the
following rule:
p˙n(t) = −kI (|vn(t)| − V max) , (7.26)
for t ≥ t¯, where pn(t¯) = p∗n. In this case EGn keeps applying the purely local voltage
control described in (7.26) as long as the injected power pn is lower than the power refer-
ence calculated as per (7.25) by using the received αp and the actual [i.e., those indicated
in (7.1) or (7.2)] parameters pˆn, pˆminn , and pˆ
max
n .
The rationale behind this local control law is the following. If the node at which EGn
is connected is experiencing an overvoltage it means that node n cannot accept the power
EGn is injecting; accordingly, EGn starts to decrease pn as described in (7.26), relaying
on the fact that in a mainly resistive scenario, by decreasing the active power injection at
grid nodes, the corresponding voltage magnitudes decrease as well. The effectiveness of
this choice is discussed further in Sec. 7.5; whereas, a more formal analysis of the control
scheme is provided in Sec. 7.6.
Observe also that, if there exists t˜ such that
∣∣∣v Ät˜ä∣∣∣ = V max, then the power pn(t˜)
represents the power that the node where EGn is connected can receive without experi-
encing overvoltages. In general, it might happen that, during the overvoltage condition,
pˆn( (`+ 1)T ) < pˆ
min
n (`+ 1); in this case the overproduction pˆ
min
n (`+ 1)− pˆn ( (`+ 1)T )
is assumed to be curtailed.
7.4.2 Reactive Power Control
The reactive power is controlled by variable αq, which is set by the MC depending on the
operation mode. There are two operation modes:
1) q∗n,tot (`+ 1) ≤ qˆmaxn,tot (`+ 1) load requirements can be met by distributed EGs. In
this case the MC sets:
αq =
q∗n,tot (`+ 1)
qˆmaxn,tot (`+ 1)
, 0 ≤ αq ≤ 1 . (7.27)
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Correspondingly, each active node sets its reactive power reference as:
q∗n (`+ 1) = αq · qˆmaxn (`+ 1) . (7.28)
2) q∗n,tot (`+ 1) > qˆ
max
n,tot (`+ 1) loads requirement can only be met by overloading the
EGs. In this case the MC sets:
αq = 1 +
q∗n,tot (`+ 1)− qˆmaxn,tot (`+ 1)
qˆovern,tot (`+ 1)− qˆmaxn,tot (`+ 1)
, 1 < αq ≤ 2 . (7.29)
Correspondingly, each active node sets its reactive power reference as:
q∗n (`+ 1) = qˆ
max
n (`+ 1) + (αq − 1) (qˆovern (`+ 1)− qˆmaxn (`+ 1)) . (7.30)
7.4.3 Grid-Connected Mode: Active and Reactive Power Control
The strategy described above allows to control the microgrid’s power absorption pMG in
both grid connected and islanded mode of operation. The different definition given in (7.2)
and (7.1) is meant to guarantee the regulation of the power absorbed by the microgrid
while operating islanded and the complete extraction of the power potentially available
from renewables while operating grid connected.
Now, it is worth remarking that while operating connected to the mains the above con-
trol strategy can also be used to obtain a conventional grid-connected operation, where
DERs simply inject the locally generated power in compliance with grid standards. This
is obtained by the MC by setting αp = 1, so that the total power generated by DERs is
injected into the grid. Local power needs (e.g., to restore the state of charge of the ES at
the nominal value) continue to be taken into account by EGs, by correcting the estimates of
generated power pˆn (`+ 1). In any case, the power balance is ensured by the utility grid.
As far as reactive power compensation is concerned, the UI first decides its contribution
qUI for the next control cycle. Then, it adjusts the total reactive power requested to the EGs
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according to the equation:
q∗n,tot (`+ 1) = qˆl,tot (`)− qUI (`+ 1) . (7.31)
Both for active and reactive power, the UI can also distribute the references differently in
the three phases to compensate load unbalance, as described in [220].
7.5 Remarks on Voltage Control
To the end of controlling voltage profiles, the use of reactive power capabilities of DERs,
which does not virtually involve additional costs, has been shown to be an effective and ad-
vantageous solution in medium-voltage (MV) networks [148, 221], where interconnection
impedances are mainly inductive (i.e., characterized by low R/X ratios). However, this
approach is not adequate in low-voltage networks, where, instead, interconnection imped-
ances are typically resistive (i.e., R/X ratios are high) [222,223]. Indeed, in networks with
high R/X ratios, the reactive power injection that would be needed to counteract voltage
rises caused by excessive active power injections may be so intense to lead to detrimental
effects on the electrical infrastructure (e.g., overload of MV/LV transformer and distribu-
tion cables) and affect EPPs’ reliability [224]. Therefore, approaches based on active power
control, like the one in (7.26), fit better in high R/X networks, with the main drawback of
the potential reduction in the overall power production, which, though, can be alleviated or
even eliminated with small local accumulation.
About the effectiveness in counteracting overvoltages and undervoltage at grid nodes,
in general, it is worth observing the following facts. One of the advantages given by dis-
tributed generation (with devices installed, ideally, at the consumers’ premises) is to have
active power generation closer to loads, namely, to the point where the power is consumed.
This helps in compensating the voltage drops that would be naturally present due to the
active power absorption by loads [44]. In addition, the control proposed herein coordinate
the power injection by DERs (specifically, by EGs) so that it can adapt to the need of the
microgrid’s loads and to share the load among the generators in a fair way (specifically,
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according to their power availability). This contributes in sustaining the grid voltage to
avoid undervoltage conditions. On the other hand, overvoltages are an intrinsic issue of
distributed generation in low-voltage grids. Indeed, overvoltages may occur due to con-
gestion of distribution lines during periods of peak production from renewables, or can rise
due to an excessive power injection by one or more distributed resources (e.g., in response
to a remote control signal, like the one here referred to as αp). These particular aspects,
instead, are dealt with the local overvoltage control technique (7.26).
7.6 Control Analysis
In the devised control structure, an EG in overvoltage mode behaves as a non-controllable
source, which does not respond to coefficient αp; such an EG can be considered as a load
absorbing negative power. In addition, due to (7.3) and how the coefficient is calculated
in (7.17), (7.19), (7.21), and (7.23), EGs in overvoltage mode do not affect the value of
αp. Therefore, the stability of the control system can be studied in two phases. The first
considers the situation with no overvoltage occurrences; this allows to analyze the main
operations of the power-based control, also taking into account the non-idealities of realistic
application cases. The second phase considers a complete model of the system, including,
specifically, the description of the distribution grid topology; this allows to analyze how the
overvoltage control affects the dynamics of the system.
7.6.1 Power-Based Principle Analysis
A simplified block diagram representing the main operations of the power-based control
for what concerns active power balance is shown in Fig. 7-2.4 Gain errors and off-set errors
are included to take into account the main non-idealities of a realistic application case. In
general, gain errors affect the loop gain of the feedback system and have to be considered
to assess system stability, whereas off-set errors have to be taken into account to analyze
its steady-state accuracy in regulating the controlled quantities. In Fig. 7-2(a), variables
γgn and p
err
n represent the gain and off-set errors made by EGn in producing the assigned
4A corresponding scheme can be derived for reactive power control.
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(a) Generation of power commands.
-
+
+
+
+
+
-
+
(b) Calculation of power references.
Figure 7-2: Simplified model of the power-based control. Symbol ? represents one of the equa-
tions (7.17), (7.19), (7.21), or (7.23); symbol † represents one of the equations (7.18), (7.20), (7.22),
or (7.24).
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power reference p∗n; γ
m
n and γ
m
MG represent the gain errors of measurement instruments,
while off-set errors in measurements are, for now, neglected. On the base of Fig. 7-2(a),
the simplified model of Fig. 7-2(b) can be drawn, that is used for the analysis of the power-
based control stability.
By employing the block diagram of Fig. 7-2(b) it is possible to derive the discrete
time transfer function between the total absorbed power pl,tot and the reference p∗n,tot. By
neglecting the reference input p∗MG, since it varies very slowly, as mentioned in the last
paragraph of Sec. 7.3, it results:
p∗n,tot (z) =
γmMG
z + γg (γmG − γmMG)
pl,tot (z) . (7.32)
Equation (7.32) shows that, if the system is ideal (i.e., γgn, γ
m
n , γ
m
MG are equal to one and
perrn is equal to zero) then the power reference EGs are committed to is going to track the
total absorbed power in the microgrid, with one control cycle delay; secondly, that the
stability condition for active power reference generation, in general, can be expressed as:
|γg (γmG − γmMG)| < 1, which can easily be met by any commercial power meter. This
proves a stable control operation for the operating modes 2) and 3) referred to in Sec. 7.4.1.
The diagrams in Fig. 7-2 also highlight that, if the power requested by the load exceeds
the total power capability of EGs, the coefficient αp seamlessly saturates to its upper limit,
so that each EG continuously delivers the maximum power that is locally available (pmaxn ).
When the opposite situation occurs, i.e., the minimum injectable power from EGs is higher
than the load power, the coefficient αp is automatically saturated at its lower limit and each
EG continuously delivers the minimum power (pminn ). Because the control system operates
on a cycle by cycle basis, with no memory of the grid state during previous cycles, a stable
control operation is guaranteed, as well, for the operating modes 1) and 4) referred to in
Sec. 7.4.1.
For what concerns the regulation accuracy of the power flow at the PCC, let’s first
observe that:
pMG(`) = pl,tot (`)− γgpˆ∗n,tot (`)− perrn,tot (`) , (7.33)
where pMG is shared among the UI (pUI) and the mains (pGRID) [equations (7.15)-(7.16)]
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according to the negotiation on energy exchange with the DSO taking place in the tertiary
control layer. From (7.33), the power flow at the PCC is equal to the power reference pMG
minus the error introduced by EGs. This error can be canceled by the MC, for example,
by employing a local integrative regulator to properly modulate the power term pMG [28].
Similarly, the fluctuations in local power production can be modeled as exogenous inputs,
that only affect the limits pˆminn and pˆ
max
n and do not impair the stability of the system. The
limits are acquired and processed by the MC at each control cycle, allowing to accordingly
update the control commands to EGs, so as to account for the actual generation profile. Fi-
nally, although temporary mismatches (i.e., lasting few line cycles) among the effectively
generated power and its estimate can have an effect on the injected power, this can be lim-
ited by a proper design of EG hardware. In any case, DC-link voltage deviations caused
by abrupt changes in operating conditions, which may affect primarily voltage-driven in-
verters [13], are attenuated in the considered EG structure thanks to the adopted approach
current-driven [14].
7.6.2 System Analysis
To the purpose of investigating the stability of the proposed control scheme, let’s consider a
power system where power injections from distributed EGs are driven by the power-based
control with the automatic overvoltage limitation (7.26). At the generic m-th node an EG
and a load, absorbing a constant active power (PLm), can be connected. The load may
represent also a non-controllable source, in this case PLm < 0. The voltage phasor at the
m-th node is indicated as vm.
In this situation, microgrid nodes can be grouped as follows:
• L is the set of L passive nodes injecting or absorbing the total power that is produced
or consumed locally. These can be modeled as constant power sources injecting:
pLm = −PLm , (7.34)
• K is the set of k active nodes, not affected by overvoltage conditions, injecting or ab-
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sorbing power under the guidance of the power-based control. These can be modeled
as controlled power sources injecting:
pKm − PLm = PKm(αp, pˆminm , pˆm, pˆmaxm )− pLm , (7.35)
• H is the set of h active nodes where an overvoltage condition persists. For these
nodes the active power injection is locally calculated to control the maximum mea-
sured node voltage amplitude. These nodes behave as controlled power sources with
the control law:
pHm − PLm = −
kI
s
(|vm| − V max)− PLm , (7.36)
• node 0, at the PCC, is characterized by a fixed nominal voltage v0 = VN ej0. The
power absorption at this node guarantees the power balance of the system.
For the stability analysis, it is convenient to linearize the relation between voltage mag-
nitudes and power injections at grid nodes. By employing the results attained in [49],
voltage magnitudes at grid nodes may be modeled with the following approximated and
linearized expression:
|v| = V01+ 1
V0
< ÄejθXaT ä+ d(V0)
V 20
. (7.37)
In (7.37), v is the vector of node voltages, V0 is the voltage amplitude around which the
model is linearized,X is a symmetric and positive semidefinite matrix, 1 is a column vec-
tor with all ones, aT is the transpose of the complex power vector a = p+jq of node power
injections, θ is the phase of the grid impedance per unit of length, d(V0)/V 20 is a bounded
function when V0 →∞ . X carries the information on the grid topology and the intercon-
necting impedances. To ease the exploitation of symmetries, it is assumed in the following
that nodes are arranged as x=
Ä
x0, x
L
1 , x
L
2 , . . . , x
K
l , x
K
1 , x
K
2 , . . . , x
K
k , x
H
1 , x
H
2 , . . . , x
H
h
äT
=
Ä
x0, x
L, xK, xH
äT
, where x is a generic electrical quantity.
Focusing on active power flows, neglecting the term d(V0)/V 20 , and assuming θ = 0
(exploiting the LV networks’ property of showing high R/X ratios), equation (7.37) may
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be rewritten as:
|v| = V01+ 1
V0
X p . (7.38)
For what concerns the elements of vector p in the situation described above, the power
absorption at node 0 can be modeled as the difference between the total absorbed and
generated power within the microgrid:
p0 =
l∑
n=1
pLn −
k∑
n=1
pKn −
h∑
n=1
pHn . (7.39)
The power generation of nodes in K is proportional to microgrid’s power needs, consid-
ering the local power generation constant, because it depends on relatively slowly varying
phenomena (e.g., weather condition and the state of charge of local energy storage). Indi-
cating with values m1, . . . , mk ∈ R+, mn < 1, the proportionality factors of the power
contribution from the nodes in K, it is possible to write:
pKn = mn
(
p0 +
k∑
n=1
pKn
)
. (7.40)
Finally, power generation of nodes inH behaves with the control law (7.36):
pHn = −
kI
s
(|vn| − V0) , (7.41)
where V0 should assume in this case the value of the maximum voltage V max.
Therefore, for a specific configuration of absorption and generation, the total injected
power at grid nodes can be represented as in (7.44).
Stability Analysis
The analysis is now focused on power absorption at non-passive nodes. In the following,
vectors referring to this set of nodes are denoted with a tilde accent (e.g., x˜). Considering,
p˜ = (p0, p
K, pH)T , we can observe that:
p˜ = Ap˜+BpL +
1
s
C (|v˜| − |v˜0|) , (7.42)
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where pL is the total load in the microgrid and:
A =

0 −1kT −1hT
m m1k
T Okh
0h Ohk Ohh
 B =

1
0k
0h
 C =

0 0k 0h
0k Ohk Ohk
0h Ohk −kIIh
 . (7.43)
In (7.43), 1i denotes the i × 1 column vector with all ones, m ∈ Rk×1, and Oij ∈ Ri×j
denotes the matrix with all zeros.
From (7.42) it is possible to write p˜ as:
p˜ = (I −A)−1BpL + 1
s
(I −A)−1C (|v˜| − |v˜0|) , (7.45)
and, finally, using (7.45) in (7.38) for nodes {0, K, H}:
s (|v˜| − |v˜0|) = 1
V0
X˜ (I −A)−1C (|v˜| − |v˜0|) +
s
V0
X˜ (I −A)−1BpL ,
(7.46)
which represents the state equation of the linearized system with state matrix:
1/V0X˜ (I −A)−1C . (7.47)
7.7 Application Example
The proposed power-based control technique has been tested for different network topolo-
gies and operating conditions, both static and dynamic, in grid-connected and islanded
mode. To clearly illustrate the control features and also allow a viable laboratory imple-
mentation for comparison purposes, let’s consider the simple test case shown in Fig. 7-3. It
comprises two EGs, one load, and the UI.
The considered power system is low-voltage and the parameters of the adopted power
electronic interfaces, PV sources, and storage units are those of commercial devices suited
for residential applications. Distribution grid parameters are reported in Table 7.1, while
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the parameters of EG1 and EG2 are shown in Table 7.2 and Table 7.3, respectively. A
narrowband communication link provides the required information exchange between the
UI and the couple of EGs.
The results obtained from the simulation of the low-voltage power system of Fig. 7-3
in response to typical absorption and generation profiles are discussed in the following. In
order to highlight the effect of the proposed control approach on the microgrid performance,
three specific cases of operation are considered:
• Case A – No PB control: in this case the EGs are not equipped with local energy stor-
age and operate independently, injecting into the grid the total active power extracted
from the local PV source. No communication and reactive power compensation is
implemented.
• Case B – PB control: in this case EGs are not equipped with local energy storage
and operate under the supervision of the MC. The EGs inject into the grid the active
power extracted from the local PV source and the reactive power that corresponds
to the received coefficient αq. The local active power generation is automatically
curtailed in case of overvoltage detection.
• Case C – PB control with distributed ES: in this case EGs are equipped with local en-
ergy storage (ES) and operate under the supervision of the master controller. On the
basis of the received coefficients αp and αq, the EGs deliver the requested active and
reactive power that correspond to the local power availability. In case of overvoltage,
the involved EGs limit their active power injection. The excess of power production
+
Figure 7-3: Considered LV power system.
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Table 7.1: Distribution grid parameters
Parameter Symbol Value
Grid voltage VG 230 V
Grid frequency fG 50 Hz
Max. voltage deviation ∆vmax% 4.0 %
B1 impedance ZB1 0.17 + j0.04 Ω
B2 impedance ZB2 0.26 + j0.06 Ω
B3 impedance ZB3 0.70 + j0.16 Ω
Load power factor PF 0.95 -
Table 7.2: First energy gateway parameters (EG #1)
Parameter Symbol Value
EG power rating aEG1 4.2 kVA
EG overload power rating aoverEG1 4.6 kVA
EG nominal efficiency ηEG1 0.95 -
PV nominal power rating PPV 1 4.0 kW
ES capacity EES1 3.6 kWh
ES max discharging power pout(max)S1 2.0 kW
ES max recharging power pin(max)S1 1.0 kW
ES charging efficiency ηES1,Rec 0.92 -
ES discharging efficiency ηES,Disc 0.92 -
Table 7.3: Second energy gateway parameters (EG #2)
Parameter Symbol Value
EG power rating aEG2 5.0 kVA
EG overload power rating aoverEG2 5.4 kVA
EG nominal efficiency ηEG2 0.95 -
PV nominal power rating PPV 2 4.0 kW
ES capacity EES2 5.4 kWh
ES max discharging power pout(max)S2 3.0 kW
ES max recharging power pin(max)S2 1.5 kW
ES charging efficiency ηES2,Rec 0.92 -
ES discharging efficiency ηES,Disc 0.92 -
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is automatically curtailed or, in case of ES availability, stored locally.
Active Power Profiles
Fig. 7-4, Fig. 7-5, and Fig. 7-6 show the behavior of the measured active power flows for
the considered cases in response to given generation and absorption profiles.
In Case A, Fig. 7-4, EG1 and EG2 exchange with the grid only the active power pro-
duced by the PV sources, without taking into account any overvoltage constraint at grid
nodes. Then, the power drawn from the PCC is equal to the total power absorbed by the
load (plus losses) minus the total power generated by the PV sources. Consequently, the
power flow at the PCC shows the same variability of generation and absorption profiles.
In Case B, Fig. 7-5, the power-based control is active. For what concerns the active
power injection, when voltage magnitudes of active nodes are within nominal values, the
active power flow behaviors in Case B and Case A are identical. A different situation
is established for reactive power. Indeed, the power-based control instructs the EGs to
completely compensate the net reactive power produced within the microgrid, thus causing
a constant zero reactive power exchange at the PCC. Further details are given with the
discussion of Table 7.4.
In Case C, Fig. 7-6, it is shown the effect on microgrid operation of the integration
of ES. ES enables an efficient control of the active power injection from EGs. In fact,
the active power injection from EGs is now driven by the needs of the loads through the
supervision of the master controller. This reflects on the active power exchanged at the
PCC, which appears smoother than in Case A and Case B, thanks to the inherent peak
shaving capability of the microgrid.
Finally, a comparison between Case B and Case C show the effect of the overvolt-
age limitation by dynamic active power control, that causes the reduction in EG2 power
generation, needed to fulfill the imposed grid voltage magnitude constraint (see Table 7.2,
parameter ∆v%(max)).
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Figure 7-4: Active power profiles without power-based control (Case A).
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Figure 7-5: Active power profiles with power-based control (Case B).
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Figure 7-6: Active power profiles with power-based control and energy storage (Case C). Note
how the peak in power demand, at 9:00 hours, is eliminated.
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Figure 7-7: Active power at PCC.
Power Flow at PCC
Fig. 7-7 shows the behavior of the active power flow through the PCC for the considered
cases. As noticed in the previous paragraph, the lower variance of the power flow at PCC
happens when the power-based control is active and EGs are equipped with energy storage
units. In Fig. 7-7, the fluctuations in load power absorption during intervals [0, 8] h and
[20, 24] h are completely absorbed by EGs thanks to the available energy storage. Similarly,
the peak of absorption occurring at 9 h is properly redistributed among EGs (see Fig. 7-6)
and effectively reduced at the PCC.
Distributed ES also contributes to partially absorb the overproduction from PV sources,
in the interval [10, 13] h, until the completion of recharge cycle.
Distribution Losses
Fig. 7-8 shows the obtained distribution losses for the considered cases. The proposed
power-based control formulation inherently compensates unwanted reactive power flows
within the grid in a distributed fashion. This is known to be beneficial in terms of distri-
bution losses [225]. Besides, the distributed energy storage, relevant for Case C, enables
the active power control, and thus further improves the loss count by reducing circulating
currents. The resulting effect on distribution losses can be noticed in interval [10, 12] h of
Fig. 7-8, where distribution losses in Case C are significantly lower than those measured in
Case A and Case B.
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Figure 7-8: Distribution power losses over the grid.
Voltage Deviations at Grid Nodes
As discussed in Sec. 7.5, low-voltage distribution lines are mainly resistive, therefore, the
active power flow significantly affects voltage amplitudes at grid nodes. Indeed, during
periods of peak production from renewables, undesirable voltage deviations from nominal
values can be registered due to abnormal active power injection. In the considered sim-
ulation setup, overvoltage conditions are automatically detected and managed locally by
the active nodes by regulating dynamically the active power injected into the grid, as per
(7.26).
Fig. 7-9 shows the voltage deviation at the point of connection of EG2. This node is
more affected by these phenomena because it is the farthest from the PCC. In particular, the
figure shows how the overvoltage control feature integrated into the control scheme allows
an accurate and precise limitation of voltage magnitude at critical nodes. In the considered
case, the power that cannot be injected into the grid due to overvoltage limitations is stored
in the local accumulators, if compatible with the corresponding state of charge, otherwise
the generation is curtailed by acting on the power point tracker, as, for example, in [219,
226].
Indeed, to meet the ∆vmax% constraint can necessarily lead to a reduced power produc-
tion from renewables in grids where the distribution lines have high R/X ratios. Fig. 7-
10 reports the profile of the total maximum power that can be ideally extracted from PV
sources and the actual total power production obtained in Case B and Case C. Since the
power injection is limited during an overvoltage condition, the power in excess is totally
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Figure 7-9: Voltage deviation at EG2 node.
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Figure 7-10: Total power production from PV sources.
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Figure 7-11: State of charge of energy storage devices (Case C).
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Figure 7-12: Behavior of coefficients αp and αq (Case C).
curtailed in Case C, whereas, in Case B, it is curtailed for only the portion that cannot be
stored in the local ES. Fig. 7-11 shows the corresponding SOC of the ES of the two energy
gateways; due to the proportional contribution from the EGs, SOC behaviors are similar.
The behavior of coefficients αp and αq along the considered simulation scenario is
reported in Fig. 7-12, just for Case C. In Case B similar behaviors are obtained for what
concerns the coefficient αq, while the coefficient αp assumes only the values corresponding
to the operating modes 1) and 4) of Sec. 7.4.1, due to the absence of storage devices. In this
last case, the power output from EGs are steadily equal to the maximum power that can be
generated locally while complying with the overvoltage constraint ∆vmax% .
Performance Indexes
In order to emphasize the main results illustrated so far, Table 7.4 reports some performance
indexes applied to the considered application example. In particular, the total produced en-
ergy, the energy dissipated in distribution lines, the overvoltage measured at grid nodes, and
the power factor measured at the PCC are reported. The following aspects are remarked.
• The measured distribution losses in Case B are reduced by 20 % with respect to
Case A. A further reduction by 25 % can be achieved with the integration of energy
storage devices at active nodes (Case C). The maximum registered overvoltage stays
within the programmed 4 % limit (see Table 7.1) when the corresponding control
functionality is active, notably, in Case B and Case C. On the other hand, if no
provisions are taken, Case A reveals a maximum reached overvoltage of 5.5 %.
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Table 7.4: Performance indexes computed at microgrid PCC
Parameter
Case A Case B Case C
No Control PB Control PB control + ES
Produced Energy (kWh) 36.5 34.1 34.2
Distribution Loss (kWh) 0.83 0.65 0.47
vEG1 max overvoltage (%) 1.4 1.2 1.2
vLOAD max overvoltage (%) 2.4 1.8 1.8
vEG2 max overvoltage (%) 5.5 4.0 4.0
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Figure 7-13: Reactive power contributions from EG1, EG2, and the PCC, together with the ab-
sorbed load power.
• In the considered application example, the power-based control accomplishes the full
compensation of the reactive power produced by the loads, achieving a unity power
factor measured at the PCC. Fig. 7-13 shows the obtained share of reactive power
between EG1, EG2, and the PCC, together with the reactive power absorbed by the
load.
• Thanks to the effective management of the generated and stored energy performed
by the proposed control scheme, a reduction of only 6 % in the total produced energy
can be noticed in spite of the stringent overvoltage limitation of 4 % with respect to
the nominal value VG.
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7.8 Summary
In this chapter an algorithm, called power-based control, suitable to be integrated in the
master/slave architecture (see Fig. 5-2) to control distributed energy resources in low-
voltage microgrids is presented and analyzed. The control technique only requires non-
time-critical power data to be transferred from the active nodes to a centralized controller
through a narrowband communication link; the centralized controller, in turn, broadcasts
active and reactive power set-points for all the active nodes, thus fitting the control frame-
work introduced in Ch. 5. As opposed to the approaches discussed in Sec. 4.2, the control
algorithm does not require specific knowledge on the controlled plant (e.g., grid parame-
ters, grid topology), constituting, therefore, a model-free approach for the control of DERs
in microgrids.
In summary, the power-based control shows the following features:
• no need of plant’s models;
• no need of measures from passive nodes;
• no circulation currents among generators;
• light calculation and communication requirements;
• prompt regulation of the power flow at the interface between the microgrid and the
mains;
• regularization of voltage profiles along distribution lines.
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Test Case
This chapter reports the experimental results concerning the operation of the proposed mas-
ter/slave architecture, described in Ch. 5, with the power-based control, described in Ch. 7.
Firstly the microgrid testbed that has been implemented and used to produce the experi-
mental data is described. In the considered prototype, the utility interface, described in
Sec. 5.2, regulates the current at the microgrid’s PCC, whereas the controllable distributed
energy resources, namely, the energy gateways, introduced in Sec. 5.1, contribute to the
power needs of the microgrid according to their availability of generating power. In the
second part, the experimental results are discussed, considering: power sharing with the
power-based control, connection to the main grid, management of overvoltage conditions,
transition to the islanded operation.
8.1 Microgrid Laboratory Testbed
To demonstrate the operation of the proposed concepts, the laboratory-scale testbed de-
scribed in Fig. 8-1 has been implemented. The testbed has been employed to validate
the most critical aspects of the proposed control algorithms and techniques, presented in
[81,113,180,192,194,195,227–231]. The final testbed appears as in Fig. 8-2 and Fig. 8-3.
In the following, the proposed master/slave architecture [81] with the power-based con-
trol [228] is specifically addressed by means of the microgrid prototype schematically
shown in Fig. 8-4, which displays a particular configuration of the laboratory testbed of
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Figure 8-1: Diagram of the experimental testbed—1. 80 kVA grid emulator; 2. Microgrid switch-
board with: 2.a grid emulator channel, 2.b first source channel, 2.c second source channel, 2.d third
source channel, 2.e fourth source channel, 2.f load channel, 2.g switchboard input panel, 2.h switch-
board connection panel, 2.i load plug; 3 Utility Interface; 4. Energy gateway #1; 5. Energy gateway
#2; 6. Standard photovoltaic inverter; 7. Passive RC load; 8. Non-linear load; 9. Electronic load;
10. V-I meter; 11. V-I meter, wide bandwidth; 12. Digital communication channel for acquisition
of measurements at the PCC; 13. Supervision and data-log unit (cRIO-9082); 14. UI-driven grid
connection switch command; 15. Three-phase UPS 10 kW; 16. Isolation transformers; 17. Ethernet
communication link; 18. PV panels (400 V, 3 kW).
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Figure 8-2: Photo of the implemented microgrid testbed (more details in Fig. 8-3).
Figure 8-3: Photo of the implemented microgrid testbed (details of Fig. 8-2).
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L
Figure 8-4: Schematic of the laboratory microgrid prototype.
Fig. 8-1. In the prototype, the mains are emulated by an 80 kVA three-phase bidirectional
AC/AC power supply, the UI (see Sec. 5.2) and the two EG are implemented by employing
commercial 3 kVA inverters, properly modified. The distribution grid topology and inter-
connection of electrical sources and loads are provided by a custom switchboard, which
allows flexible configuration of microgrid topologies by giving access to various sections
of low-voltage distribution cables.
National Instruments Reconfigurable Input/Output (RIO) platforms are employed for
control, monitoring, and emulation purposes. The UI is controlled by a cRIO system,
while each EG is controlled by a GPIC system; further details on the adopted prototyping
framework are reported in Sec. 3.2.1. A TCP/IP Ethernet network using the National In-
struments Publish-Subscribe Protocol (NI-PSP) provides the information exchange among
the UI and the EG units. The main parameters of the prototype are listed in Table 8.1. The
control techniques have been implemented by taking advantage of the developing method-
ology and prototyping approach presented in Ch. 3 and proposed in [232].
8.2 Experimental Results
The microgrid laboratory prototype described above has been employed to validate exper-
imentally the master/slave architecture with the power-based control. The microgrid archi-
tecture has been tested in several operating conditions, both grid connected and islanded.
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Table 8.1: Parameters of the laboratory microgrid prototype
Parameter Description Value
VG Grid voltage 230 V
V max Maximum microgrid voltage 240 V
PL Load power 4 kW
f0 Grid frequency 50 Hz
LG Tran. inductance 600 µH
Z1 B1 impedance 0.3+j0.07 Ω
Z2 B2 impedance 0.3+j0.07 Ω
Z3 B3 impedance 0.22+j0.0 Ω
Z4 B4 impedance 0.22+j0.0 Ω
LG Transformer inductance 600 µH
kI OV control parameter 500 Ws ·V
pˆminG1 , pˆ
min
G2 Min gen. power 0, 0 kW
pˆmaxG1 , pˆ
max
G2 Max gen. power 0.8, 3 kW
a1, a2 Power rating 3, 3 kVA
The most interesting measured behaviors are reported in the following.
8.2.1 Load Step During Islanded Operation
Fig. 8-5 shows a load step variation from 0 kW to 2 kW during islanded operation, where
the dynamic response of UI and power-based control can be appreciated. Control references
are set so that the power needs of the load are completely fed by EGs. Therefore, before the
transition the UI performs as a grid forming device with a zero injected power. Differently,
at the connection of the load, the UI provides a fast response in supplying its power demand,
while, after the transition, the power-based control gradually redistributes the load among
the EGs. In steady-state, the load power is completely supplied by the EGs in proportion
of their local power availability. This proves that the power-based control automatically
manages different saturation limits and dynamics of EGs.
8.2.2 Connection Process
Fig. 8-6 represents the microgrid connection process. After the UI synchronizes the mi-
crogrid voltage vMG with the voltage of the mains vG, the microgrid can safely connect to
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the grid through the electromechanical breaker CB2 (see Fig. 8-4). Once the connection
is completed, the grid current is gradually adjusted to the desired set-point, guaranteeing a
soft transition. Notice, indeed, that no critical transient occurs in voltage or current.
8.2.3 Load Step During Grid Connected Operation
Fig. 8-7 and Fig. 8-8 show the load step variation from 0 kW to 2 kW and from 2 kW to
4 kW, respectively, during grid-connected mode. Fig. 8-7 shows a well regulated grid cur-
rent, with negligible perturbations. Fig. 8-8, instead, shows a similar dynamic behavior of
Fig. 8-5; however, in the steady-state the active power provided by the EGs is not enough to
supply the load demand. Consequently, the EGs are lead to smoothly reach their maximum
generation capability; beacuse the grid current reference is set to zero, the power balance
is ensured by the UI. This proves that the power-based control automatically manages dif-
ferent saturation limits of EGs.
8.2.4 Transition to the Islanded Operation
Fig. 8-9 and Fig. 8-10 show the intentional and non-intentional islanding procedure, respec-
tively. In the first one, the master controller is actually driving the transition (e.g., due to
a scheduled maintenance) and sets the grid reference current to zero before performing the
disconnection. In the second one, instead, the transition occurs without prior information
to the master controller (i.e., CB1 opens suddenly); therefore, UI must first detect the is-
landed condition and, subsequently, initiate the islanded mode (CB2 opens), such sequence
of operation implies a longer and more critical transition to the islanded operation. Still,
both islanding processes are free of undesired transients.
8.2.5 Management of Overvoltage Conditions
The considered experiment emulates the situation where the master controller requires a
step change in the power delivered by EGs. Initially, the microgrid fulfills its power needs
autonomously, so that pMG = 0 kW. Power injections from the EGs are approximately
pEG1 = 0.42 kW and pEG2 = 1.59 kW; the power requested by the load is approximately
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Figure 8-5: Load step (0 to 2 kW) during islanded operation
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Figure 8-6: Process of connection to the mains
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Figure 8-7: Load step (0 to 2 kW) during grid-connected operation
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Figure 8-8: Load step (2 to 4 kW) during grid-connected operation
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Figure 8-9: Intentional transition to islanded operation
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Figure 8-10: Non-intentional transition to islanded operation
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Figure 8-11: Experimental result. The dashed line represents the ideal first order behavior of the
expected response of vEG2.
pLOAD = 2 kW and is shared among EG1 and EG2 in proportion to EGs availability (see
Table 8.1), according to the power-based control.
At t = 4 s it is assumed that the power requested at the PCC from the MC changes
to −1.5 kW. At this time power references would be equal to: pEG1 = 0.74 kW and
pEG2 = 2.76 kW. These are the power references calculated locally by the EGs, on the
basis of the power-based control, and actuated. The increased generation from EGs rises
the voltage along the distribution network, causing the occurrence of an overvoltage condi-
tion at the point of connection of EG2. In particular, VEG2 transcends the maximum voltage
limit V max = 240 V and triggers the overvoltage control for EG2. The local overvoltage
control makes the power injection from EG2 decrease, so as to limit the measured output
voltage VEG2 below V max. Concurrently, the power injection from EG1 increases to pro-
vide the power that cannot be delivered by EG2, due to the voltage limitation. Finally,
in the transient, EG1 reaches the maximum value pˆmaxEG1, whereas EG2 generates the active
power that, in the considered situation, corresponds to a measured output voltage equal to
the maximum value V max. In steady-state, the following power injections are obtained:
pGRID = −1.2 kW, pEG1 = 0.8 kW, pEG2 = 2.4 kW, and pLOAD = 2 kW.
The dynamics shown in the experimental results can be verified by using (7.46). In the
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Figure 8-12: Communication failure.
considered case, matricesA, C and X˜ are:
A =

0 −1 −1
1 1 0
0 0 0
 , C =

0 0 0
0 0 0
0 0 −kI
 , X˜ =

0 0 0
0 0.3 0.3
0 0.3 0.82
 . (8.1)
Calculating the eigenvalues of 1/U0X˜ (I −A)−1C, it results: 500 · [0, 0,−0.0022]. These
values correspond to a pole with time constant equal to 0.9 s. Correspondingly, the expected
rise time needed to VEG2 to undergo a transient from 10% to 90% of the final total variation
should be 2.2 · 0.9 s ' 2 s, which is in very good accordance with Fig. 8-11.
8.2.6 Communication Failure
Fig. 8-12 shows a communication failure occurring between MC and EG2 during islanded
operation. Before the communication link fails, the EGs are coordinated by the MC. After
the failure, EG1 keeps running regularly (driven by MC) whereas EG2 changes its power
reference from power-based control mode to local optimization mode. In this case, the
UI ensures the power balancing, up to the instant when the communication is restored or
loads and generators readjusted. It is worth remarking here how a communication failure
does not jeopardize the system, which is instead able to ride through the abnormal event
smoothly and without triggering any irregular behavior.
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8.3 Summary
This chapter provides the experimental evaluation of the master/slave microgrid architec-
ture with the power-based control algorithm. To that purpose, a laboratory microgrid pro-
totype that integrates all the main features of the control architecture and algorithm is con-
sidered. In particular, the behavior of the following components is taken into account: the
master controller, the slave controllers, the current controllers of EGs, the current, volt-
age, and grid current controller of the UI, the communication system, the management of
islanding operation together with the needed hardware components, the fault protection
system.
The microgrid prototype has been employed to evaluate the effectiveness of the most
critical functionalities of the whole system. It is shown that:
• the power-based control can regulate the power flow at microgrid’s PCC accurately
and with fast dynamics;
• the UI smoothly manages transitions between the grid connected and islanded oper-
ation, which can occur unnoticed within the microgrid;
• the current requested to the mains is well filtered by the UI, even in case of con-
nection/disconnection of loads, and also at the connection of the microgrid with the
mains;
• overvoltage conditions at the nodes of the microgrids can be effectively managed by
the power-based control.
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Conclusions
The evolution of the electric energy sector toward the smart grid model is a necessary step
to attain electric power systems that are suitable for the future needs of society. This evolu-
tion, made of renewable sources, ICT, automation, and power electronics, concerns electric
power systems comprehensively, including domains such as generation, distribution, trans-
mission, customer, service provider, markets, operations. The electrical domain that may
undergo the greatest changes is the low-voltage one, where, smart microgrids—namely,
controllable power systems that aggregate loads and energy resources—are expected to au-
tonomously fulfill local energy needs as well as make available to the upper level system
their flexibility in managing surplus energy resources.
In some European countries (e.g., Germany, Italy) a significant adoption of renewable
sources took place. The main challenges linked with an increasing penetration of dis-
tributed energy resources (DERs) in low-voltage grids could therefore be highlighted; these
challenges are typically due to production peaks and fluctuations, harmonic and reactive
currents, risks of unintentional islanding. A wide adoption of energy resources interfaced
both to the grid and to an ICT infrastructure by means of electronic power converters will
also take place in the next years. This, on the one hand, will endow low-voltage grids with
superior flexibility in managing energy, on the other hand, will pose new control require-
ments to an efficient operation of the new, additional resources. These control issues have
never directly concerned low-voltage grids before, hence, specific solutions and investiga-
tions on how to manage grid-connected devices are required.
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The above scenario outlines the scope of this dissertation. In particular, the aim of the
work presented herein is to identify and investigate a microgrid architecture that endows
a section of a low-voltage grid with the features of a smart microgrid, by properly con-
trolling the available DERs. With that aim, a master/slave architecture is proposed where
DERs are interfaced to the grid by means of conventional current-driven electronic power
processors (EPP) and the microgrid is interfaced to the utility via a voltage-driven EPP.
EPP-interfaced DERs play as slave units, called energy gateways (EGs), while the EPP
interfacing the microgrid to the utility, called utility interface (UI), plays the role of master
unit and hosts a centralized microgrid controller, called master controller (MC). Innovative,
high-performance current controllers with low implementation complexity are proposed to
serve as inner current controllers for EPPs. For both measurement and control, power data
only are used, and processed according to the Conservative Power Theory (CPT), which
offers a meaningful and computationally efficient approach to manage power quantities
referring to different grid nodes. The master/slave organization allows the microgrid to
operate islanded from the mains and to decouple local (e.g., maximization of generation
from renewables) and global (e.g., control of the power flow at the PCC) control objec-
tives, with limited communication and computation requirements. Within this architecture,
a model-free algorithm, the so called power-based control, is proposed to coordinate the
contribution of injected power from UI and EGs to the purpose of regulating the power
flow at the PCC and, simultaneously, limiting voltage magnitudes along distribution lines.
The control of EGs is made by means of a couple of control coefficients, one for active
power, the other for reactive power, that are computed by the MC on the basis of infor-
mation collected from EGs and measurements made at microgrid’s PCC. The power-based
control ensures, in the steady state, an accurate, proportional active and reactive power
sharing among EGs with respect to locally available power, with a minimum impact on
the communication infrastructure. The individual devices of the architecture as well as
the whole microgrid architecture have been tested by employing conventional simulations,
real-time simulations, and laboratory prototypes.
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Appendix A
Current Sensor Board
Ch. 6 reports the study on a couple of novel digital current controllers. The implementation
of the controllers is made on the control platform described in this appendix.
The control algorithms described in Ch. 6 are synthesized into the FPGA chip (a Xilinx
Spartan-6 LX45) available within the general purpose inverter control board from National
Instruments that is referred to in Ch. 3. The control board is coupled to a custom acqui-
sition daughter board (current sensor board) embedding the current sensor and featuring a
12-bit, 65 MS/s peak, analog to digital converter (AD9226). The performance that can be
obtained with the presented controllers are influenced by the quality of the current measure-
ment, therefore, in this appendix more details about the employed control and measurement
system are reported.
A diagram of the sensor board is reported in Fig. A-1, the top view and bottom view of
the final implementation are also reported, respectively, in Fig. A-2 and Fig. A-3.
The sensor board comprises the following components.
• Shunt resistor 25 mΩ, acts as current transducer.
• Differential amplifier INA2128, employed to buffer the transduced signal and reject
the common mode noise that may appear due to converter’s commutations.
• Fully differential amplifier AD8137, employed to feed the ADC with the transduced
signal, it produces a differential signal that makes an optimized use of the ADC’s
dynamic range and drives its input as a low impedance source.
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Figure A-1: Simplified circuit diagram of the current sensor board.
Table A.1: Current Sensor Board Parameters
Parameter Symbol Value
AD converter resolution nbit 12 bit
AD converter full-scale range FSR 2.0 V
AD converter latency ∆tAD 0.2 µs
Current sensor gain Ksense,i 25 mV/A
Arithmetic resolution nbitALU 16 bit
Current sensor FSR iMAXL 50 A
• Analog to digital converter AD9226, converts the analog signal to the digital domain
with low latency and high sample rate.
• Magnetically isolated digital gates, isolate the computing unit (FPGA) from the grid-
tied sensor circuit.
The main parameters of the current sensor board are reported in Table A.1.
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Figure A-2: Current sensor board (top view).
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Figure A-3: Current sensor board (bottom view).
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